поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DLP2000AFQC датащи(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
номер детали DLP2000AFQC
подробное описание детали  DLP2000 (.2 nHD) DMD
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

DLP2000AFQC датащи(HTML) 4 Page - Texas Instruments

  DLP2000AFQC Datasheet HTML 1Page - Texas Instruments DLP2000AFQC Datasheet HTML 2Page - Texas Instruments DLP2000AFQC Datasheet HTML 3Page - Texas Instruments DLP2000AFQC Datasheet HTML 4Page - Texas Instruments DLP2000AFQC Datasheet HTML 5Page - Texas Instruments DLP2000AFQC Datasheet HTML 6Page - Texas Instruments DLP2000AFQC Datasheet HTML 7Page - Texas Instruments DLP2000AFQC Datasheet HTML 8Page - Texas Instruments DLP2000AFQC Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 40 page
background image
4
DLP2000
DLPS140 – APRIL 2019
www.ti.com
Product Folder Links: DLP2000
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Pin Functions (continued)
PIN
TYPE
SIGNAL
DATA
RATE
DESCRIPTION
PACKAGE NET
LENGTH (mm)
NAME
NO.
LOADB
K10
Input
LVCMOS
DDR
Parallel Latch Load Enable.
7.64
SCTRL
K12
Input
LVCMOS
DDR
Serial Control (Sync).
8.62
DRC_BUS
K14
Input
LVCMOS
Reset Control Serial Bus. Synchronous to
Rising Edge of DCLK. Bond Pad does Not
connect to internal Pull Down
7.28
DRC_OEZ
K18
Input
LVCMOS
Active Low. Output Enable signal for
internal Reset Driver circuitry. Bond Pads
do Not connect to internal Pull Down
4.69
DRC_STROBE
J15
Input
LVCMOS
Rising Edge on DRC_STROBE latches in
the Control Signals. Synchronous to Rising
Edge of DCLK. Bond Pad does Not connect
to internal Pull Down
7.61
SAC_BUS
K16
Input
LVCMOS
Stepped Address Control Serial Bus.
Synchronous to Rising Edge of DCLK.
Bond Pad does Not connect to internal Pull
Down
8.17
SCAN_TEST
K20
Input
LVCMOS
MUX’ed output for scanned chip id
1.18
POWER
VBIAS
J16
Power
Power supply for Positive Bias level of
Mirror Reset signal
VOFFSET
K15
Power
Power Supply for High Voltage CMOS
logic. Power Supply for Stepped High
Voltage at Mirror Address Electrodes.
Power supply for Offset level of Mirror
Reset signal
VRESET
J20
Power
Power supply for Negative Reset level of
Mirror Reset signal
VCC
J1
Power
Power Supply for Low Voltage CMOS logic.
Power Supply for Normal High Voltage at
Mirror Address Electrodes. Power supply
for Offset level of Mirror Reset signal during
Power Down
VCC
J11
Power
VCC
J21
Power
VCC
K1
Power
VCC
K11
Power
VCC
K21
Power
VSS
J3
Power
Common return. Ground for all power.
VSS
J5
Power
VSS
J9
Power
VSS
J14
Power
VSS
J17
Power
VSS
J18
Power
VSS
J19
Power
VSS
K3
Power
VSS
K5
Power
VSS
K8
Power
VSS
K13
Power
VSS
K17
Power
VSS
K19
Power



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com