поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

ES7243 датащи(PDF) 8 Page - Suzhou Everest Semiconductor Co. Ltd.

номер детали ES7243
подробное описание детали  High Performance Stereo Audio ADC
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  EVEREST [Suzhou Everest Semiconductor Co. Ltd.]
домашняя страница  http://www.everest-semi.com/en_index.html
Logo EVEREST - Suzhou Everest Semiconductor Co. Ltd.

ES7243 датащи(HTML) 8 Page - Suzhou Everest Semiconductor Co. Ltd.

Back Button ES7243 Datasheet HTML 3Page - Suzhou Everest Semiconductor Co. Ltd. ES7243 Datasheet HTML 4Page - Suzhou Everest Semiconductor Co. Ltd. ES7243 Datasheet HTML 5Page - Suzhou Everest Semiconductor Co. Ltd. ES7243 Datasheet HTML 6Page - Suzhou Everest Semiconductor Co. Ltd. ES7243 Datasheet HTML 7Page - Suzhou Everest Semiconductor Co. Ltd. ES7243 Datasheet HTML 8Page - Suzhou Everest Semiconductor Co. Ltd. ES7243 Datasheet HTML 9Page - Suzhou Everest Semiconductor Co. Ltd. ES7243 Datasheet HTML 10Page - Suzhou Everest Semiconductor Co. Ltd. ES7243 Datasheet HTML 11Page - Suzhou Everest Semiconductor Co. Ltd.  
Zoom Inzoom in Zoom Outzoom out
 8 / 11 page
background image
Everest Semiconductor
Confidential
ES7243
Revision 10.0
8
March 2019
Latest datasheet: www.everest-semi.com or info@everest-semi.com
Digital Voltage Level
Input High-level Voltage
0.7*VDDP
V
Input Low-level Voltage
0.5
V
Output High-level Voltage
VDDP
V
Output Low-level Voltage
0
V
SERIAL AUDIO PORT SWITCHING SPECIFICATIONS
PARAMETER
Symbol
MIN
MAX
UNIT
MCLK frequency
49.2
MHz
MCLK duty cycle
40
60
%
LRCK frequency
200
KHz
LRCK duty cycle (Note 2)
40
60
%
SCLK frequency
26
MHz
SCLK pulse width low
TSLKL
16
ns
SCLK Pulse width high
TSCLKH
16
ns
SCLK falling to LRCK edge (master mode only)
TSLR
10
ns
LRCK edge to SCLK rising (slave mode only)
TLSR
10
ns
SCLK falling to SDOUT valid
VDDD=3.3V TSDO
16
ns
LRCK edge to SDOUT valid (Note 3)
VDDD=3.3V TLDO
11
ns
Note 2: one SCLK period of high time in DSP/PCM modes.
Note 3: only apply to MSB of Left Justified or DSP/PCM mode B.
Figure 6 Serial Audio Port Timing
I2C SWITCHING SPECIFICATIONS
PARAMETER
Symbol
MIN
MAX
UNIT
SCL Clock Frequency
FSCL
400
KHz
Bus Free Time Between Transmissions
TTWID
1.3
us
Start Condition Hold Time
TTWSTH
0.6
us
Clock Low time
TTWCL
1.3
us
Clock High Time
TTWCH
0.4
us
Setup Time for Repeated Start Condition
TTWSTS
0.6
us
SDA Hold Time from SCL Falling
TTWDH
900
ns
SDA Setup time to SCL Rising
TTWDS
100
ns
Rise Time of SCL
TTWR
300
ns
Fall Time SCL
TTWF
300
ns
TSCLKH
TLDO
TSDO
TLSR
TSLR
TSCLKL
SDOUT
SCLK
LRCK



Html Pages

1 2 3 4 5 6 7 8 9 10 11


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com