поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

NT5CB256M8FN датащи(PDF) 46 Page - Nanya Technology Corporation.

номер детали NT5CB256M8FN
подробное описание детали  Commercial, Industrial and Automotive DDR3(L) 2Gb SDRAM
PDF  163 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NANYA [Nanya Technology Corporation.]
домашняя страница  http://www.nanya.com
Logo NANYA - Nanya Technology Corporation.

NT5CB256M8FN датащи(HTML) 46 Page - Nanya Technology Corporation.

Back Button NT5CB256M8FN Datasheet HTML 42Page - Nanya Technology Corporation. NT5CB256M8FN Datasheet HTML 43Page - Nanya Technology Corporation. NT5CB256M8FN Datasheet HTML 44Page - Nanya Technology Corporation. NT5CB256M8FN Datasheet HTML 45Page - Nanya Technology Corporation. NT5CB256M8FN Datasheet HTML 46Page - Nanya Technology Corporation. NT5CB256M8FN Datasheet HTML 47Page - Nanya Technology Corporation. NT5CB256M8FN Datasheet HTML 48Page - Nanya Technology Corporation. NT5CB256M8FN Datasheet HTML 49Page - Nanya Technology Corporation. NT5CB256M8FN Datasheet HTML 50Page - Nanya Technology Corporation. Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 163 page
background image
DDR3(L) 2Gb SDRAM
NT5CB(C)256M8FN / NT5CB(C)128M16FP
Version 1.7
46
Nanya Technology Cooperation ©
04/2015
All Rights Reserved.
MPR MR3 Register Definition
MR3 A[2]
MR3 A[1:0]
Function
0
don't care
(0 or 1)
Normal operation, no MPR transaction.
All subsequent Reads will come from DRAM array.
All subsequent Writes will go to DRAM array.
1
See the following table
Enable MPR mode, subsequent RD/RDA commands defined by MR3 A[1:0].
MPR Functional Description
One bit wide logical interface via all DQ pins during READ operation.
Register Read on x8:
DQ [0] drives information from MPR.
DQ [7:1] either drive the same information as DQ [0], or they drive 0.
Addressing during for Multi Purpose Register reads for all MPR agents:
BA [2:0]: don’t care.
A [1:0]: A [1:0] must be equal to “00”. Data read burst order in nibble is fixed.
A[2]: For BL=8, A[2] must be equal to 0, burst order is fixed to [0,1,2,3,4,5,6,7]; For Burst chop 4 cases, the burst order is
switched on nibble base, A[2]=0, burst order: 0,1,2,3, A[2]=1, burst order: 4,5,6,7. *)
A [9:3]: don’t care.
A10/AP: don’t care.
A12/BC: Selects burst chop mode on-the-fly, if enabled within MR0
A11, A13: don’t care.
Regular interface functionality during register reads:
Support two Burst Ordering which are switched with A2 and A[1:0]=00.
Support of read burst chop (MRS and on-the-fly via A12/BC).
All other address bits (remaining column addresses bits including A10, all bank address bits) will be ignored by the
DDR3(L) SDRAM.
Regular read latencies and AC timings apply.
DLL must be locked prior to MPR READs.
Note: Burst order bit 0 is assigned to LSB and burst order bit 7 is assigned to MSB of the selected MPR agent.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com