| поискавой системы для электроныых деталей |
|
PCA9511ADP датащи(PDF) 13 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCA9511ADP датащи(HTML) 13 Page - NXP Semiconductors |
|
13 / 23 page ![]() 9397 750 13269 © Koninklijke Philips Electronics N.V. 2005. All rights reserved. Product data sheet Rev. 01 — 15 August 2005 13 of 23 Philips Semiconductors PCA9511A Hot swappable I2C-bus and SMBus bus buffer [1] This specification applies over the full operating temperature range. [2] The enable time can slow considerably for some parts when temperature is < −20 °C. [3] Delays that can occur after ENABLE and/or idle times have passed. [4] Guaranteed by design, not production tested. [5] Itrt(pu) varies with temperature and VCC voltage, as shown in Section 11.1 “Typical performance characteristics”. [6] The connection circuitry always regulates its output to a higher voltage than its input. The magnitude of this offset voltage as a function of the pull-up resistor and VCC voltage is shown in Section 11.1 “Typical performance characteristics”. [7] Cb = total capacitance of one bus line in pF. [8] Force VSDAIN = VSCLIN = 0.1 V, tie SDAOUT and SCLOUT through 10 kΩ resistor to VCC and measure the SDAOUT and SCLOUT output. Input-output connection Voffset offset voltage 10 k Ω to V CC on SDA, SCL; VCC = 3.3 V [1] [6] [8] 0 110 175 mV tPLH LOW-to-HIGH propagation delay (SCL to SCL and SDA to SDA) 10 k Ω to V CC; CL = 100 pF each side -0 - ns tPHL HIGH-to-LOW propagation delay (SCL to SCL and SDA to SDA) 10 k Ω to V CC; CL = 100 pF each side -70 - ns Ci(SCL/SDA) SCL and SDA input capacitance [4] - 57pF VOL LOW-state output voltage VI = 0 V; SDAn, SCLn pins; Isink = 3 mA; VCC = 2.7 V [1] 0 - 0.4 V ILI input leakage current SDAn, SCLn pins; VCC = 5.5 V −1- +1 µA System characteristics fSCL SCL clock frequency [4] 0 - 400 kHz tBUF bus free time between STOP and START condition [4] 1.3 - - µs tHD;STA START condition hold time [4] 0.6 - - µs tSU;STA START condition set-up time [4] 0.6 - - µs tSU;STO STOP condition set-up time [4] 0.6 - - µs tHD;DAT data hold time [4] 300 - - ns tSU;DAT data setup time [4] 100 - - ns tLOW SCL LOW time [4] 1.3 - - µs tHIGH SCL HIGH time [4] 0.6 - - µs tf fall time SDA and SCL [4] [7] 20 + 0.1 × Cb - 300 ns tr rise time SDA and SCL [4] [7] 20 + 0.1 × Cb - 300 ns Table 5: Characteristics …continued VCC = 2.7 V to 5.5 V; Tamb = −40 °C to +85 V; unless otherwise specified. Symbol Parameter Conditions Min Typ Max Unit |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |