MP5030C

– USB CHARGING PORT CONTROLLER SUPPORTING CDP, DCP, AND QC3.0

MP5030C Rev. 1.01

www.MonolithicPower.com

5

9/28/2018

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2018 MPS. All Rights Reserved.

Parameter

Symbol

Condition

Min

Typ

Max

Units

BC 1.2 DCP Mode

DP/DM short resistance

+25°C

50

Ω

1.2V/1.2V Mode

DP/DM output voltage

1.1

1.2

1.3

V

DP/DM output impedance

300

k

Ω

Divider Mode

DP/DM output voltage

2.5

2.7

2.85

V

DP/DM output impendence

18

22

28

kΩ

Quick Charge 3.0 Mode

Data detect voltage

0.25

0.3

0.4

V

Output voltage select ref

1.8

2

2.2

V

DP output impendence

250

350

450

kΩ

DM output impendence

15

20

25

kΩ

DM low glitch time

10

ms

DP high glitch time

1000

1500

ms

Output voltage change

glitch time

20

40

60

ms

150

200

250

mV

CDP Mode

DM CDP output voltage

VDP = 0.6V

0.5

0.6

0.7

V

DP rising lower window

activation

0.25

0.3

0.4

V

DP rising lower window

threshold hysteresis for

50

mV

DP rising upper window

activation

1.9

2

V

DP rising upper window

threshold hysteresis for

200

mV

3.8

4.8

5.8

ms

RDP_Down, RDM_Down

14.25

19.5

24.8

kΩ

DP/DM switch on

resistance

2.5

Ω

DP to DP_OUT SW on cap

(7)

Same for DM switch

5.3

pF

3dB bandwidth of analog

500

MHz

NOTES:

6) Guaranteed by over-temperature correlation, not tested in production.

7) Guaranteed by engineering sample characterization.