поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8950 датащи(PDF) 35 Page - Wolfson Microelectronics plc

номер детали WM8950
подробное описание детали  ADC WITH MICROPHONE INPUT AND PROGRAMMABLE DIGITAL FILTERS
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8950 датащи(HTML) 35 Page - Wolfson Microelectronics plc

Back Button WM8950 Datasheet HTML 31Page - Wolfson Microelectronics plc WM8950 Datasheet HTML 32Page - Wolfson Microelectronics plc WM8950 Datasheet HTML 33Page - Wolfson Microelectronics plc WM8950 Datasheet HTML 34Page - Wolfson Microelectronics plc WM8950 Datasheet HTML 35Page - Wolfson Microelectronics plc WM8950 Datasheet HTML 36Page - Wolfson Microelectronics plc WM8950 Datasheet HTML 37Page - Wolfson Microelectronics plc WM8950 Datasheet HTML 38Page - Wolfson Microelectronics plc WM8950 Datasheet HTML 39Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 52 page
background image
Preliminary Technical Data
WM8950
w
PTD Rev 2.1 June 2005
35
A-law Companding
0
20
40
60
80
100
120
0
0.2
0.4
0.6
0.8
1
Normalised Input
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
Figure 22 A-Law Companding
AUDIO SAMPLE RATES
The WM8950 sample rate for the ADC is set using the SR register bits. The cutoffs for the digital
filters and the ALC attack/decay times stated are determined using these values and assume a
256fs master clock rate.
If a sample rate that is not explicitly supported by the SR register settings is required then the
closest SR value to that sample rate should be chosen, the filter characteristics and the ALC attack,
decay and hold times will scale appropriately.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R7
Additional
control
3:1
SR
000
Approximate sample rate (configures the
coefficients for the internal digital filters):
000=48kHz
001=32kHz
010=24kHz
011=16kHz
100=12kHz
101=8kHz
110-111=reserved
Table 28 Sample Rate Control
MASTER CLOCK AND PHASE LOCKED LOOP (PLL)
The WM8950 has an on-chip phase-locked loop (PLL) circuit that can be used to:
Generate master clocks for the WM8950 audio functions from another external clock, e.g. in
telecoms applications.
Generate and output (on pin CSB/GPIO) a clock for another part of the system that is derived from
an existing audio master clock.
Figure 23 shows the PLL and internal clocking arrangment on the WM8950.
The PLL can be enabled or disabled by the PLLEN register bit.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com