поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SSM2603 датащи(PDF) 24 Page - Analog Devices

номер детали SSM2603
подробное описание детали  Low Power Audio Codec
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

SSM2603 датащи(HTML) 24 Page - Analog Devices

Back Button SSM2603 Datasheet HTML 20Page - Analog Devices SSM2603 Datasheet HTML 21Page - Analog Devices SSM2603 Datasheet HTML 22Page - Analog Devices SSM2603 Datasheet HTML 23Page - Analog Devices SSM2603 Datasheet HTML 24Page - Analog Devices SSM2603 Datasheet HTML 25Page - Analog Devices SSM2603 Datasheet HTML 26Page - Analog Devices SSM2603 Datasheet HTML 27Page - Analog Devices SSM2603 Datasheet HTML 28Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 31 page
background image
SSM2603
Data Sheet
Rev. D | Page 24 of 31
Mode
PWROFF
CLKOUT
OSC
OUT
DAC
ADC
MIC
LINEIN
AVDD
(3.3 V)
HPVDD
(3.3 V)
DCVDD
(3.3 V)
DBVDD
(3.3 V)
Unit
Sidetone
(Microphone-to-
Line Output)
0
0
1
0
1
1
0
1
2.0
2.2
0.2
1.7
mA
Analog Bypass (Line
Input or Line
Output)
0
0
1
0
1
1
1
0
2.0
2.2
0.2
1.7
mA
Power-Down
1
1
1
1
1
1
1
1
0.001
<0.001
0.03
0.03
mA
DIGITAL AUDIO I/F, ADDRESS 0x07
Table 26. Digital Audio I/F Register Bit Map
D8
D7
D6
D5
D4
D3
D2
D1
D0
0
BCLKINV
MS
LRSWAP
LRP
WL[1:0]
Format[1:0]
Table 27. Descriptions of Digital Audio I/F Register Bits
Bit Name
Description
Settings
BCLKINV
BCLK inversion control
0 = BCLK not inverted (default)
1 = BCLK inverted
MS
Master mode enable
0 = enable slave mode (default)
1 = enable master mode
LRSWAP
Swap DAC data control
0 = output left- and right-channel data as normal (default)
1 = swap left- and right-channel DAC data in audio interface
LRP
Polarity control for clocks in right-justified,
left-justified, and I2S modes
0 = normal PBLRC and RECLRC (default), or DSP Submode 1
1 = invert PBLRC and RECLRC polarity, or DSP Submode 2
WL[1:0]
Data-word length control
00 = 16 bits
01 = 20 bits
10 = 24 bits (default)
11 = 32 bits
Format[1:0]
Digital audio input format control
00 = right justified
01 = left justified
10 = I2S mode (default)
11 = DSP mode
SAMPLING RATE, ADDRESS 0x08
Table 28. Sampling Rate Register Bit Map
D8
D7
D6
D5
D4
D3
D2
D1
D0
0
CLKODIV2
CLKDIV2
SR[3:0]
BOSR
USB
Table 29. Descriptions of Sampling Rate Register Bits
Bit Name
Description
Settings
CLKODIV2
CLKOUT divider select
0 = CLKOUT is core clock (default)
1 = CLKOUT is core clock divided by 2
CLKDIV2
Core clock divide select
0 = core clock is MCLK (default)
1 = core clock is MCLK divided by 2
SR[3:0]
Clock setting condition
See Table 30 and Table 31.
BOSR
Base oversampling rate
USB mode:
0 = support for 250 fS based clock (default)
1 = support for 272 fS based clock
Normal mode:
0 = support for 256 fS based clock (default)
1 = support for 384 fS based clock
USB
USB mode select
0 = normal mode enable (default)
1 = USB mode enable



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com