| поискавой системы для электроныых деталей |
|
SSM2603 датащи(PDF) 6 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
SSM2603 датащи(HTML) 6 Page - Analog Devices |
|
6 / 31 page ![]() SSM2603 Data Sheet Rev. D | Page 6 of 31 Table 5. Digital Audio Interface Master Mode Timing Limit Parameter tMIN tMAX Unit Description tDST 30 ns PBDAT setup time to BCLK rising edge tDHT 10 ns PBDAT hold time to BCLK rising edge tDL 10 ns RECLRC/PBLRC propagation delay from BCLK falling edge tDDA 10 ns RECDAT propagation delay from BCLK falling edge tBCLKR 10 ns BCLK rising time (10 pF load) tBCLKF 10 ns BCLK falling time (10 pF load) tBCLKDS 45:55:00 55:45:00 BCLK duty cycle (normal and USB mode) BCLK PBLRC/ RECLRC PBDAT RECDAT tDDA tDST tDHT tDL Figure 4. Digital Audio Interface Master Mode Timing Table 6. Master Clock Timing1 Limit Parameter tMIN tMAX Unit Description tXTIY 54 ns MCLK/XTI clock cycle time tMCLKDS 40:60 60:40 MCLK/XTI duty cycle tXTIH 18 ns MCLK/XTI clock pulse width high tXTIL 18 ns MCLK/XTI clock pulse width low tCOP 20 ns CLKOUT propagation delay from MCLK/XTI falling edge tCOPDIV2 20 ns CLKODIV2 propagation delay from MCLK/XTI falling edge 1 CLKDIV2 bit (Register R8, Bit D6) is set to 0. tCOPDIV2 tCOP MCLK/XTI CLKOUT CLKODIV2 tXTIH tXTIL tXTIY Figure 5. System (MCLK) Clock Timing |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |