©2013 Fairchild Semiconductor Corporation

3

www.fairchildsemi.com

FSB70625 Rev. 1.2

Pin descriptions

Figure 1. Pin Configuration and Internal Block Diagram

1st Notes:

indicated in Figure 2.

5. The suffix -a pad is connected with same number pin. ex) 8 and 8a is connected inside.

Pin Number

Pin Name

Pin Description

1

/FO

Fault Output

Voltage Output of HVIC Temperature

3

Cfod

Capacitor for Duration of Fault Output

4

Csc

Capacitor (Low-pass Filter) for Short-circuit Current Detection Input

Supply Bias Voltage for IC and MOSFETs Driving

6

IN_UH

Signal Input for High-side U Phase

7

IN_VH

Signal Input for High-side V Phase

8 (8a)

COM

Common Supply Ground

9

IN_WH

Signal Input for High-side W Phase

10

IN_UL

Signal Input for Low-side U Phase

11

IN_VL

Signal Input for Low-side V Phase

12

IN_WL

Signal Input for Low-side W Phase

13

Nu

Negative DC-Link Input for U Phase

14

U

Output for U Phase

15

Nv

Negative DC-Link Input for V Phase

16

V

Output for V Phase

17

W

Output for W Phase

18

Nw

Negative DC-Link Input for W Phase

19

High-side Bias Voltage Ground for W phase Mosfet driving

20

Positive DC-Link Input for W Phase

21

Positive DC-Link Input for V Phase

22

Positive DC-Link Input for U Phase

23 (23a)

High-side Bias Voltage Ground for V phase Mosfet driving

24 (24a)

High-side Bias Voltage Ground for U phase Mosfet driving

25

High-side Bias Voltage for U phase Mosfet driving

26

High-side Bias Voltage for V phase Mosfet driving

27

High-side Bias Voltage for W phase Mosfet driving

WH

VH

UH

OUT(WL)

OUT(VL)

OUT(UL)

(13) Nu

(17) W

(16) V

(14) U

(21) Pv

(6) IN_UH

(7) IN_VH

(9) IN_WH

COM

OUT(UH)

OUT(VH)

OUT(WH)

VS(U)

VS(V)

VS(W)

(8),(8a) COM

UL

(10) IN_UL

VL

(11) IN_VL

WL

(12) IN_WL

/Fo

(1) /Fo

Cfod

(3) Cfod

Csc

(4) Csc

VB(U)

VB(V)

VB(W)

(15) Nv

(18) Nw

(22) Pu

(20) Pw