NT5DS64M4AT datasheet(13/27 Pages) ETC

13 / 27 page

NT5DS64M4AT NT5DS64M4AW

NT5DS32M8AT NT5DS32M8AW

256Mb DDR333/300 SDRAM

Preliminary

10/01

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

Truth Table 3: Current State Bank n - Command to Bank n (Same Bank)

Current State

RAS

CAS

Command

Action

Notes

Any

Deselect

NOP. Continue previous operation

1-6

No Operation

NOP. Continue previous operation

1-6

Idle

Active

Select and activate row

1-6

Auto Refresh

1-7

Mode Register Set

1-7

Row Active

Read

Select column and start Read burst

1-6, 10

Write

Select column and start Write burst

1-6, 10

Precharge

Deactivate row in bank(s)

1-6, 8

Read

(Auto Precharge

Disabled)

Read

Select column and start new Read burst

1-6, 10

Precharge

Truncate Read burst, start Precharge

1-6, 8

Burst Terminate

1-6, 9

Write

(Auto Precharge

Disabled)

Read

Select column and start Read burst

1-6, 10, 11

Write

Select column and start Write burst

1-6, 10

Precharge

Truncate Write burst, start Precharge

1-6, 8, 11

1. This table applies when CKE n-1 was high and CKE n is high (see Truth Table 2: Clock Enable (CKE) and after tXSNR / tXSRD has been

met (if the previous state was self refresh).

2. This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are those allowed

to be issued to that bank when in that state. Exceptions are covered in the notes below.

3. Current state definitions:

Idle:

The bank has been precharged, and tRP has been met.

Row Active:

A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in

progress.

Read:

A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Write:

A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

4. The following states must not be interrupted by a command issued to the same bank.

Precharging:

Starts with registration of a Precharge command and ends when tRP is met. Once tRP is met, the bank is in the idle

state.

Row Activating: Starts with registration of an Active command and ends when tRCD is met. Once tRCD is met, the bank is in the “row

active” state.

Read w/Auto Precharge Enabled: Starts with registration of a Read command with Auto Precharge enabled and ends when tRP has been

met. Once tRP is met, the bank is in the idle state.

Write w/Auto Precharge Enabled: Starts with registration of a Write command with Auto Precharge enabled and ends when tRP has been

met. Once tRP is met, the bank is in the idle state.

Deselect or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these

states. Allowable commands to the other bank are determined by its current state and according to Truth Table 4.

5. The following states must not be interrupted by any executable command; Deselect or NOP commands must be applied on each positive

clock edge during these states.

Refreshing:

Starts with registration of an Auto Refresh command and ends when tRFC is met. Once tRFC is met, the DDR SDRAM is

in the “all banks idle” state.

Accessing Mode Register: Starts with registration of a Mode Register Set command and ends when tMRD has been met. Once tMRD is

met, the DDR SDRAM is in the “all banks idle” state.

Precharging All: Starts with registration of a Precharge All command and ends when tRP is met. Once tRP is met, all banks is in the idle

state.

6. All states and sequences not shown are illegal or reserved.

7. Not bank-specific; requires that all banks are idle.

8. May or may not be bank-specific; if all/any banks are to be precharged, all/any must be in a valid state for precharging.

9. Not bank-specific; Burst terminate affects the most recent Read burst, regardless of bank.

10. Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with

Auto Precharge disabled.

11. Requires appropriate DM masking.

NT5DS64M4AT датащи(PDF) 13 Page - List of Unclassifed Manufacturers

NT5DS64M4AT датащи(HTML) 13 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

датащи скачать

ссылки URL