| поискавой системы для электроныых деталей |
|
LTC4232 датащи(PDF) 4 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC4232 датащи(HTML) 4 Page - Linear Technology |
|
4 / 20 page ![]() LTC4234 4 4234fa For more information www.linear.com/LTC4234 Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. Note 2: All currents into pins are positive; all voltages are referenced to GND unless otherwise specified. Note 3: An internal clamp limits the GATE pin to a maximum of 6.5V above OUT. Driving this pin to voltages beyond the clamp may damage the device. Note 4: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 150°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability. Note 5: TJ is calculated from the ambient temperature, TA, and power dissipation, PD, according to the formula: TJ = TA + (PD • 15°C/W) Note 6: SOA tested at room temperature. SOA (i.e. P2t), is reduced at elevated temperatures according to the following formula: P2t TJ ( )=200 W2s • 150 °C– TJ 150 °C–25°C 2 Note 7: Guaranteed by design and extrapolated from P2t limit of 200W2s. ELECTRICAL CHARACTERISTICS The l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. VDD = 12V unless otherwise noted. SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS AC Characteristics tPHL(GATE) Input High (OV), Input Low (UV) to GATE Low Propagation Delay VGATE < 17.8V Falling l 8 20 µs tPHL(ILIM) Short Circuit to GATE Low VFB = 0, Step VDD − SENSE− to 50mV, VGATE < 15V Falling l 1 5 µs tD(ON) Turn-On Delay Step VUV to 2V, VGATE > 13V l 24 48 72 ms tD(FAULT) UV Low to Clear Fault Latch Delay 1 µs tD(CB) Circuit Breaker Filter Delay Time (Internal) VFB = 0, Step VDD − SENSE− to 50mV l 1.2 2 2.7 ms tD(COOL_DOWN) Cool Down Delay (Internal) l 600 900 1200 ms |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |