поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LTC7130 датащи(PDF) 13 Page - Linear Technology

номер детали LTC7130
подробное описание детали  20V 20A Monolithic Buck Converter with Ultralow DCR Sensing
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  LINER [Linear Technology]
домашняя страница  http://www.linear.com
Logo LINER - Linear Technology

LTC7130 датащи(HTML) 13 Page - Linear Technology

Back Button LTC7130 Datasheet HTML 9Page - Linear Technology LTC7130 Datasheet HTML 10Page - Linear Technology LTC7130 Datasheet HTML 11Page - Linear Technology LTC7130 Datasheet HTML 12Page - Linear Technology LTC7130 Datasheet HTML 13Page - Linear Technology LTC7130 Datasheet HTML 14Page - Linear Technology LTC7130 Datasheet HTML 15Page - Linear Technology LTC7130 Datasheet HTML 16Page - Linear Technology LTC7130 Datasheet HTML 17Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 36 page
background image
LTC7130
13
7130fb
For more information www.linear.com/LTC7130
Frequency Selection and Phase-Locked Loop
(FREQ and MODE/PLLIN Pins)
Theselectionofswitchingfrequencyisatrade-offbetween
efficiency and component size. Low frequency opera-
tion increases efficiency by reducing MOSFET switching
losses, but requires larger inductance and/or capacitance
to maintain low output ripple voltage.
If the MODE/PLLIN pin is not being driven by an external
clock source, the FREQ pin can be used to program the
controller’s operating frequency from 250kHz to 770kHz.
There is a precision 10µA current flowing out of the FREQ
pin so that the user can program the controller’s switch-
ing frequency with a single resistor to SGND. A curve
is provided later in the Applications Information section
showing the relationship between the voltage on the FREQ
pin and switching frequency.
A phase-locked loop (PLL) is available on the LTC7130
to synchronize the internal oscillator to an external clock
source that is connected to the MODE/PLLIN pin. The PLL
loop filter network is integrated inside the LTC7130. The
phase-locked loop is capable of locking any frequency
withintherangeof250kHzto770kHz.Thefrequencysetting
resistor should always be present to set the controller’s
initial switching frequency before locking to the external
clock. The controller operates in forced continuous mode
when it is synchronized.
Sensing the Output Voltage with a
Differential Amplifier
The LTC7130 includes a low offset, high input impedance,
unity-gain, high bandwidth differential amplifier for ap-
plications that require true remote sensing. Sensing the
load across the load capacitors directly greatly benefits
regulation in high current, low voltage applications, where
board interconnection losses can be a significant portion
of the total error budget. Connect DIFFP to the output load,
and DIFFN to the load ground. See Figure 1.
TheLTC7130differentialamplifierhasatypicaloutputslew
rate of 2V/µs. The amplifier is configured for unity gain,
meaning that the difference between DIFFP and DIFFN is
translated to DIFFOUT, relative to SGND.
OPERATION
Figure 1. Differential Amplifier Connection
DIFFOUT
LTC7130
DIFFP
COUT
VOUT
DIFFN
VFB
7130 F01
+
DIFFAMP
Care should be taken to route the DIFFP and DIFFN PCB
traces parallel to each other all the way to the remote
sensing points on the board. In addition, avoid routing
these sensitive traces near any high speed switching
nodes in the circuit. Ideally, the DIFFP and DIFFN traces
should be shielded by a low impedance ground plane to
maintain signal integrity. The maximum output voltage is
limited to 3.5V when using the differential amplifier. If the
differential amplifier is not used, tie the feedback divider
directlyacrosstheoutputwithitscenterpointconnectedto
VFB and ground the SNSD+ pin. In this case the maximum
supported VOUT is 5V.
Power Good (PGOOD Pin)
The PGOOD pin is connected to the open drain of an
internal N-channel MOSFET. The MOSFET turns on and
pulls the PGOOD pin low when the VFB pin voltage is not
within ±10% of the 0.6V reference voltage. The PGOOD
pin is also pulled low when the RUN pin is below 1.1V or
when the LTC7130 is in the soft-start or tracking up phase.
When the VFB pin voltage is within the ±10% regulation
window, the MOSFET is turned off and the pin is allowed
to be pulled up by an external resistor to a source of up
to 6V. The PGOOD pin will flag power good immediately
whentheVFBpiniswithintheregulationwindow.However,
there is an internal 20µs power-bad mask when the VFB
goes out of the window.
Inductor DCR Sensing Temperature Compensation
(ITEMP Pin)
Inductor DCR current sensing provides a lossless method
of sensing the instantaneous current. Therefore, it can
provide higher efficiency for applications with high output
currents. However, the DCR of a copper inductor typically



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com