MP8765 ─ 24V, HIGH CURRENT SYNCHRONOUS STEP-DOWN CONVERTER

MP8765 Rev. 1.01

www.MonolithicPower.com

17

2/10/2015

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2015 MPS. All Rights Reserved.

using the simplified equation for PWM mode

operation:

−−

=

+

OUT

REF

RAMP

12

REF

RAMP

1

(V

V

V

)

2

RR

1

VV

2

(17)

Cdc is suggested to be at least 10 times larger

than C4 for better DC blocking performance, and

should also not larger than 0.47uF considering

start up performance. In case one wants to use

larger Cdc for a better FB noise immunity,

combined with reduced R1 and R2 to limit the

Cdc in a reasonable value without affecting the

system start up. Be noted that even when the

Cdc is applied, the load and line regulation are

still Vramp related.

R1

R2

Ceramic

SW

FB

Vo

L

Cdc

R4

C4

Figure12—Simplified Circuit of Ceramic

Capacitor with DC blocking capacitor

Input Capacitor

The input current to the step-down converter is

discontinuous and therefore requires a capacitor

to supply the AC current to the step-down

converter while maintaining the DC input voltage.

Ceramic capacitors are recommended for best

performance and should be placed as close to

the VIN pin as possible. Capacitors with X5R and

X7R ceramic dielectrics are recommended

because they are fairly stable with temperature

fluctuations.

The capacitors must also have a ripple current

rating greater than the maximum input ripple

current of the converter. The input ripple current

can be estimated as follows:

OUT

OUT

CIN

OUT

IN

IN

VV

II

(1

)

VV

=×

× −

(18)

where:

OUT

CIN

I

I

2

=

(19)

For simplification, choose the input capacitor with

an RMS current rating greater than half of the

maximum load current.

The input capacitance value determines the input

voltage ripple of the converter. If there is an input

voltage ripple requirement in the system, choose

the input capacitor that meets the specification.

The input voltage ripple can be estimated as

follows:

OUT

OUT

OUT

IN

SW

IN

IN

IN

IV

V

V(1

)

FC

V

V

Δ=

×

× −

×

(20)

OUT

IN

SW

IN

I

1

V

4F

C

Δ= ×

×

(21)

Output Capacitor

The output capacitor is required to maintain the

DC output voltage. Ceramic or POSCAP

capacitors are recommended. The output voltage

ripple can be estimated as:

OUT

OUT

OUT

ESR

SW

IN

SW

OUT

VV

1

V(1

) (R

)

FL

V

8 F

C

Δ=

× −

×

+

××

×

(22)

In the case of ceramic capacitors, the impedance

at the switching frequency is dominated by the

capacitance. The output voltage ripple is mainly

caused by the capacitance. For simplification, the

output voltage ripple can be estimated as:

OUT

OUT

OUT

2

SW

OUT

IN

VV

V(1

)

8F

L C

V

Δ=

× −

×× ×

(23)

The output voltage ripple caused by ESR is very

small. Therefore, an external ramp is needed to

stabilize the system. The external ramp can be

generated through resistor R4 and capacitor C4.

In the case of POSCAP capacitors, the ESR

dominates the impedance at the switching

frequency. The ramp voltage generated from the

ESR is high enough to stabilize the system.

Therefore, an external ramp is not needed. A

minimum ESR value around 12mΩ is required to

ensure stable operation of the converter. For