поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STV3550 датащи(PDF) 126 Page - STMicroelectronics

номер детали STV3550
подробное описание детали  LCD and Matrix Display TV Processor
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STV3550 датащи(HTML) 126 Page - STMicroelectronics

Back Button STV3550 Datasheet HTML 122Page - STMicroelectronics STV3550 Datasheet HTML 123Page - STMicroelectronics STV3550 Datasheet HTML 124Page - STMicroelectronics STV3550 Datasheet HTML 125Page - STMicroelectronics STV3550 Datasheet HTML 126Page - STMicroelectronics STV3550 Datasheet HTML 127Page - STMicroelectronics STV3550 Datasheet HTML 128Page - STMicroelectronics STV3550 Datasheet HTML 129Page - STMicroelectronics STV3550 Datasheet HTML 130Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 126 / 144 page
background image
126/144
STV3550
7.9
IrDA Encoder/Decoder
The IrDA Encoder/Decoder performs the modulation/demodulation used to both encode and
decode the electrical pulses sent between the IR Transceiver and the UART. The block contains the
following machines which derive their timing from the system clock and the enable signal
(16X_UART_CLK):
Serial IR Encoder
Serial IR Decoder
The Encode block is driven by the negative edge triggered I_UARTF_TXD signal from the UART.
This initiates the modulation state machine resulting in the 3/16 modulated O_TXD signal which
drives the IR Transceiver module.
7.9.1
Encoding Scheme
The Encoder sends a pulse for every space or ‘0’ that is sent on the I_UARTF_TXD line. On a high
to low transition of the I_UARTF_TXD line, the generation of the pulse is delayed for 7 cycles of the
I_16XUARTF_CLK line before the pulse is set high for 3 cycles of the I_16XUARTF_CLK line (or 3/
16 of a bit time) and subsequently pulled low. The Encoding scheme is described in Figure 77.
7.9.2
Decoding Scheme
A high to low transition of the I_RXD line from the IR Transceiver signifies a 3/16 pulse. This pulse
is stretched to accommodate 1 bit time (16 I_16XUARTF_CLK clock cycles). Every pulse that is
received is translated into a ‘0’ or space on the O_UARTF_RXD line equal to 1 bit time. The
maximum value is 80% of the minimum bit time. The Decoding scheme is described in Figure 78.
Figure 76: IrDA Block Diagram
IrDA Encode
IrDA Decode
O_TXD
I_RXD
I_UARTF_TXD
O_UARTF_RXD
I_16XUARTF_CLK
I_IRDA_ON



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com