поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STV3550 датащи(PDF) 71 Page - STMicroelectronics

номер детали STV3550
подробное описание детали  LCD and Matrix Display TV Processor
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STV3550 датащи(HTML) 71 Page - STMicroelectronics

Back Button STV3550 Datasheet HTML 67Page - STMicroelectronics STV3550 Datasheet HTML 68Page - STMicroelectronics STV3550 Datasheet HTML 69Page - STMicroelectronics STV3550 Datasheet HTML 70Page - STMicroelectronics STV3550 Datasheet HTML 71Page - STMicroelectronics STV3550 Datasheet HTML 72Page - STMicroelectronics STV3550 Datasheet HTML 73Page - STMicroelectronics STV3550 Datasheet HTML 74Page - STMicroelectronics STV3550 Datasheet HTML 75Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 144 page
background image
CPU and System Management Functional Description
STV3550
71/144
6.3.8.3 Default Settings For Boot Operation
The STV3550 system clock frequency is 27 MHz when the boot sequence is executed. Below are
the default settings of the STV3550 Memory Interface:
Access Cycle Time (tAC) is 20 cycles (740 ns)
Bus Release Time (tBR) is 4 cycles
Data Drive Delay (tDD) is 10 phases
Falling edge of NOT_CS_FLASH after start of Read Access Cycle (tCSr1) is 0
Rising edge of NOT_CS_FLASH after start of Read Access Cycle (tCSr2) is 0
Falling edge of NOT_CAS (NOT_OE) after start of Read Access Cycle (tOE1) is 0
Rising edge of NOT_CAS (NOT_OE) after start of Read Access Cycle (tOE2) is 0
Latch Point (tLP) before end of Access Cycle is 0
NOT_CS_FLASH is active during read only
NOT_CAS (NOT_OE) is active during read only
RD_NOT_WR is never active (only read operations authorized)
6.3.9
STV3550 Memory Interface Capabilities Regarding SDRAM Device
6.3.9.1 Supported SDRAM Commands
The STV3550 Memory Interface supports the following SDRAM commands:
Mode Register Set
Row Activate
Precharge All
Figure 43: Access Cycle Timings
tLP
tBR
tDD
tCSr1/tCSw1
tCSr2/tCSw2
tOE1
tAC
ADDR[19:0]
NOT_CS_FLASH
NOT_CAS
FLASH_D[15:0]
(write)
FLASH_D[15:0]
(read)
tOE2
(NOT_OE)
tWE1
RD_NOT_WR
tWE2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com