поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

93LC46BT-E/MS датащи(PDF) 8 Page - Microchip Technology

номер детали 93LC46BT-E/MS
подробное описание детали  1K Microwire Compatible Serial EEPROM
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

93LC46BT-E/MS датащи(HTML) 8 Page - Microchip Technology

Back Button 93LC46BT-E/MS Datasheet HTML 4Page - Microchip Technology 93LC46BT-E/MS Datasheet HTML 5Page - Microchip Technology 93LC46BT-E/MS Datasheet HTML 6Page - Microchip Technology 93LC46BT-E/MS Datasheet HTML 7Page - Microchip Technology 93LC46BT-E/MS Datasheet HTML 8Page - Microchip Technology 93LC46BT-E/MS Datasheet HTML 9Page - Microchip Technology 93LC46BT-E/MS Datasheet HTML 10Page - Microchip Technology 93LC46BT-E/MS Datasheet HTML 11Page - Microchip Technology 93LC46BT-E/MS Datasheet HTML 12Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 24 page
background image
93AA46A/B/C, 93LC46A/B/C, 93C46A/B/C
DS21749D-page 8
 2003 Microchip Technology Inc.
2.6
ERASE/WRITE DISABLE And ENABLE (EWDS/EWEN)
The 93XX46A/B/C powers up in the ERASE/WRITE
Disable (EWDS) state. All Programming modes must be
preceded
by
an
ERASE/WRITE
Enable
(EWEN)
instruction. Once the EWEN instruction is executed,
programming remains enabled until an EWDS instruction is
executed or Vcc is removed from the device.
To protect against accidental data disturbance, the EWDS
instruction can be used to disable all ERASE/WRITE
functions and should follow all programming operations.
Execution of a READ instruction is independent of both the
EWEN
and EWDS instructions.
FIGURE 2-5:
EWDS TIMING
FIGURE 2-6:
EWEN TIMING
2.7
READ
The READ instruction outputs the serial data of the
addressed memory location on the DO pin. A dummy
zero bit precedes the 8-bit (If ORG pin is low or A-Version
devices) or 16-bit (If ORG pin is high or B-version
devices) output string. The output data bits will toggle on
the rising edge of the CLK and are stable after the
specified time delay (TPD). Sequential read is possible
when CS is held high. The memory data will
automatically cycle to the next register and output
sequentially.
FIGURE 2-7:
READ TIMING
CS
CLK
DI
10
00
0
X
•••
X
TCSL
1X
CS
CLK
DI
00
1
1
X
TCSL
•••
CS
CLK
DI
DO
11
0
An
•••
A0
HIGH-Z
0Dx
•••
D0
Dx
•••
D0
•••
Dx
D0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com