поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LED171596ARSLR датащи(PDF) 34 Page - Texas Instruments

номер детали LED171596ARSLR
подробное описание детали  96-LED Matrix Driver for RGB and White LEDs
PDF  153 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

LED171596ARSLR датащи(HTML) 34 Page - Texas Instruments

Back Button LED171596ARSLR Datasheet HTML 30Page - Texas Instruments LED171596ARSLR Datasheet HTML 31Page - Texas Instruments LED171596ARSLR Datasheet HTML 32Page - Texas Instruments LED171596ARSLR Datasheet HTML 33Page - Texas Instruments LED171596ARSLR Datasheet HTML 34Page - Texas Instruments LED171596ARSLR Datasheet HTML 35Page - Texas Instruments LED171596ARSLR Datasheet HTML 36Page - Texas Instruments LED171596ARSLR Datasheet HTML 37Page - Texas Instruments LED171596ARSLR Datasheet HTML 38Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 153 page
background image
34
LED171596A
SNVSAY2 – OCTOBER 2017
www.ti.com
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Table 11. STATUS Register Field Descriptions
Bit
Field
Type
Reset
Description
15-3
RESERVED
R
0h
2
slope_matrix_busy
R
0h
Matrix sloper status
0 - Matrix sloper ready
1 - Matrix sloper busy
1
slope_master_busy
R
0h
Master sloper status
0 - Master sloper ready
1 - Master sloper busy
0
latch_busy
R
0h
SRAM data latching status
0 - SRAM data latching ready
1 - SRAM data latching busy
7.6.1.5 INT_STATUS Register (Address = 4h) [reset = 0h]
INT_STATUS is shown in Figure 30 and described in Table 12.
Return to Summary Table.
Interrupt status bits are set by events and cleared by bits in INT_CLEAR register. Status bits show if an event
has occurred since the last clearing. Start of an unmasked event sets the INT pin. If INT pin is cleared while an
event is active, it stays cleared until some other event starts.
Figure 30. INT_STATUS Register
15
14
13
12
11
10
9
8
RESERVED
R-0h
7
6
5
4
3
2
1
0
RESERVED
led_open
led_short
RESERVED
tsd
slope_matrix_d
one
slope_master_d
one
latch_done
R-0h
R-0h
R-0h
R-0h
R-0h
R-0h
R-0h
R-0h
Table 12. INT_STATUS Register Field Descriptions
Bit
Field
Type
Reset
Description
15-7
RESERVED
R
0h
6
led_open
R
0h
LED open fault interrupt status
5
led_short
R
0h
LED short fault interrupt status
4
RESERVED
R
0h
3
tsd
R
0h
Thermal shutdown interrupt status
2
slope_matrix_done
R
0h
Matrix sloper interrupt status
1
slope_master_done
R
0h
Master sloper interrupt status
0
latch_done
R
0h
SRAM latching interrupt status
7.6.1.6 INT_MASK Register (Address = 5h) [reset = 17h]
INT_MASK is shown in Figure 31 and described in Table 13.
Return to Summary Table.
Interrupt mask bits mask the event for INT pin. Interrupt status bits are not affected by mask bits.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com