поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

S89430 датащи(PDF) 12 Page - Seiko Instruments Inc

номер детали S89430
подробное описание детали  MINI ANALOG SERIES 0.5 uA Rail-to-Rail CMOS OPERATIONAL AMPLIFIER
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SII [Seiko Instruments Inc]
домашняя страница  http://www.sii.co.jp
Logo SII - Seiko Instruments Inc

S89430 датащи(HTML) 12 Page - Seiko Instruments Inc

Back Button S89430 Datasheet HTML 8Page - Seiko Instruments Inc S89430 Datasheet HTML 9Page - Seiko Instruments Inc S89430 Datasheet HTML 10Page - Seiko Instruments Inc S89430 Datasheet HTML 11Page - Seiko Instruments Inc S89430 Datasheet HTML 12Page - Seiko Instruments Inc S89430 Datasheet HTML 13Page - Seiko Instruments Inc S89430 Datasheet HTML 14Page - Seiko Instruments Inc S89430 Datasheet HTML 15Page - Seiko Instruments Inc S89430 Datasheet HTML 16Page - Seiko Instruments Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 33 page
background image
MINI ANALOG SERIES 0.5
μA Rail-to-Rail CMOS OPERATIONAL AMPLIFIER
S-89430/89431 Series
Rev.2.1_01
12
3. Common-mode input signal rejection ratio, common-mode input voltage range
RF
RS
RS
RF
+
VOUT
VDD
VIN
VDD / 2
• Common-mode input signal rejection ratio (CMRR)
The common-mode input signal rejection ratio (CMRR) can be
calculated by the following expression, with VOUT measured at
each VIN.
Test conditions:
When VIN = VCMR Max.: VIN = VIN1, VOUT = VOUT1,
When VIN = VCMR Min.: VIN = VIN2, VOUT = VOUT2
CMRR = 20 log
VIN1
− VIN2
VOUT1
− VOUT2 ×
RF
+ RS
RS
• Common-mode input voltage range (VCMR)
The common-mode input voltage range is the range of VIN in
which VOUT satisfies the common-mode input signal rejection
ratio specifications.
Figure 10
4. Maximum output swing voltage (VOH)
+
VOH
VDD
VIN1
VIN2
RL
VDD / 2
• Maximum output swing voltage (VOH)
Test conditions:
VIN1 =
VDD
2 − 0.1 V
VIN2 =
VDD
2 + 0.1 V
RL = 100 k
Ω
Figure 11
5. Maximum output swing voltage (VOL)
+
VOL
VDD
VIN1
VIN2
RL
VDD / 2
• Maximum output swing voltage (VOL)
Test conditions:
VIN1 =
VDD
2 + 0.1 V
VIN2 =
VDD
2 − 0.1 V
RL = 100 k
Ω
Figure 12



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com