поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TAS5012IPFB датащи(PDF) 13 Page - Texas Instruments

номер детали TAS5012IPFB
подробное описание детали  TRUE DIGITAL AUDIO AMPLIFIER TAS5012 DIGITAL AUDIO PWM PROCESSOR
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TAS5012IPFB датащи(HTML) 13 Page - Texas Instruments

Back Button TAS5012IPFB Datasheet HTML 9Page - Texas Instruments TAS5012IPFB Datasheet HTML 10Page - Texas Instruments TAS5012IPFB Datasheet HTML 11Page - Texas Instruments TAS5012IPFB Datasheet HTML 12Page - Texas Instruments TAS5012IPFB Datasheet HTML 13Page - Texas Instruments TAS5012IPFB Datasheet HTML 14Page - Texas Instruments TAS5012IPFB Datasheet HTML 15Page - Texas Instruments TAS5012IPFB Datasheet HTML 16Page - Texas Instruments TAS5012IPFB Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 18 page
background image
TAS5012
SLES006A – SEPTEMBER 2001 – REVISED DECEMBER 2001
13
www.ti.com
TAS5012/TAS5110 system performance measured at the speaker terminals
See application note SLAA117.
switching characteristics,
TA = 25°C, DVDD1 = DVDD2 = DVDD3_L = DVDD3_R = AVDD1 = AVDD2 = 10% 3.3 V ± 10%
serial audio ports slave mode
PARAMETER
MIN
TYP
MAX
UNIT
f(SCLK)
SCLK frequency
12.288
MHz
tsu(SDIN)
SDIN setup time before SCLK rising edge
20
ns
th(SDIN)
SDIN hold time from SCLK rising edge
10
ns
f(LRCLK)
LRCLK frequency
32
48
192
kHz
MCLK duty cycle
50%
SCLK duty cycle
50%
LRCLK duty cycle
50%
tsu(LRCLK)
LRCLK edge setup before SCLK rising edge
20
ns
serial audio ports master mode, load conditions = 50 pF
PARAMETER
MIN
TYP
MAX
UNIT
t(MSD)
MCLK to SCLK
0
5
ns
t(MLRD)
MLCK to LRCLK
0
5
ns
DSP serial interface mode
PARAMETER
MIN
TYP
MAX
UNIT
f(SCLK)
SCLK frequency
12.288
MHz
tw(FSHIGH)
Pulse duration, sync
1/(64
×Fs)
ns
tsu(SDIN),
tsu(LRCLK)
SDIN and LRCLK setup time before SCLK falling edge
20
ns
th(SDIN),
th(LRCLK)
SDIN and LRCLK hold time from SCLK falling edge
10
ns
SCLK duty cycle
50%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com