DM505LRBABF datasheet(77/290 Pages) TI1

77 / 290 page

DM505

www.ti.com

SPRS976D – NOVEMBER 2016 – REVISED JULY 2017

Submit Documentation Feedback

Specifications

NOTE

For more information, see Power, Reset and Clock Management / PRCM Subsystem

Environment / External Voltage Inputs or Initialization / Preinitialization / Power Requirements

section of the Device TRM.

NOTE

The index number 1 which is part of the EMIF1 signal prefixes (ddr1_*) listed in

Section 4.3.8, EMIF, column "SIGNAL NAME" are not to be confused with DDR1 type of

SDRAM memories.

NOTE

Audio Back End (ABE) module is not supported for this family of devices, but “ABE” name is

still present in some clock or DPLL names.

CAUTION

All IO Cells are NOT Fail-safe compliant and should not be externally driven in

absence of their IO supply.

5.1

Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

PARAMETER(3)

MIN

MAX

UNIT

VSUPPLY (Steady-State)

Supply Voltage Ranges (Steady-

State)

Core (vdd, vdd_dspeve)

-0.3

1.5

Analog (vdda_per, vdda_ddr_dsp,

vdda_gmac_core, vdda_osc,

vdda_csi, vdda_dac, vdda_adc)

-0.3

2.0

vdds_ddr1, vdds_ddr2, vdds_ddr3

(1.35V mode)

-0.3

1.65

vdds_ddr1, vdds_ddr2, vdds_ddr3

(1.5V mode)

-0.3

1.8

vdds18v, vdds18v_ddr1,

vdds18v_ddr2, vdds18v_ddr3

-0.3

2.1

vddshv1-6 (1.8V mode)

-0.3

2.1

vddshv1-6 (3.3V mode)

-0.3

3.8

VIO (Steady-State)

Input and Output Voltage Ranges

(Steady-State)

Core I/Os

-0.3

1.5

Analog I/Os

-0.3

2.0

I/O 1.35V

-0.3

1.65

I/O 1.5V

-0.3

1.8

1.8V I/Os

-0.3

2.1

3.3V I/Os

-0.3

3.8

Maximum slew rate, all supplies

105

V/s

VIO (Transient Overshoot /

Undershoot)

Input and Output Voltage Ranges (Transient Overshoot / Undershoot)

Note: valid for up to 20% of the signal period

0.2*VDD

(4)

Operating junction temperature range

Automotive

-40

+125

°C

TSTG

Storage temperature range after soldered onto PC Board

-55

+150

°C

Latch-up I-Test

I-test(5), All I/Os (if different levels then one line per level)

-100

100

Latch-up OV-Test

Over-voltage Test(6), All supplies (if different levels then one line per level)

N/A

1.5*Vsup

ply max

DM505LRBABF датащи(PDF) 77 Page - Texas Instruments

DM505LRBABF датащи(HTML) 77 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL