поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

91C94 датащи(PDF) 41 Page - SMSC Corporation

номер детали 91C94
подробное описание детали  ISA/PCMCIA SINGLE CHIP ETHERNET CONTROLLER WITH RAM
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SMSC [SMSC Corporation]
домашняя страница  http://www.smsc.com
Logo SMSC - SMSC Corporation

91C94 датащи(HTML) 41 Page - SMSC Corporation

Back Button 91C94 Datasheet HTML 37Page - SMSC Corporation 91C94 Datasheet HTML 38Page - SMSC Corporation 91C94 Datasheet HTML 39Page - SMSC Corporation 91C94 Datasheet HTML 40Page - SMSC Corporation 91C94 Datasheet HTML 41Page - SMSC Corporation 91C94 Datasheet HTML 42Page - SMSC Corporation 91C94 Datasheet HTML 43Page - SMSC Corporation 91C94 Datasheet HTML 44Page - SMSC Corporation 91C94 Datasheet HTML 45Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 120 page
background image
41
I/O SPACE - BANK0
OFFSET
6
NAME
COUNTER REGISTER
TYPE
READ ONLY
SYMBOL
ECR
Counts four parameters for MAC statistics. When any counter reaches 15 an interrupt is issued. All
counters are cleared when reading the register and do no wrap around beyond 15.
HIGH
BYTE
NUMBER OF EXCESS DEFERRED TX
NUMBER OF DEFERRED TX
0
0
0
0
0
0
0
0
LOW
BYTE
MULTIPLE COLLISION COUNT
SINGLE COLLISION COUNT
0
0
0
0
0
0
0
0
Each four bit counter is incremented every time
the corresponding event, as defined in the EPH
STATUS REGISTER bit description, occurs.
Note that the counters can only increment once
per enqueued transmit packet, never faster,
limiting the rate of interrupts that can be
generated by the counters. For example if a
packet is successfully transmitted after one
collision the SINGLE COLLISION COUNT field
is incremented by one. If a packet experiences
between 2 to 16 collisions, the MULTIPLE
COLLISION COUNT field is
incremented
by
one.
If
a
packet experiences deferral the
NUMBER
OF
DEFERRED
TX
field
is
incremented
by
one,
even
if
the
packet
experienced
multiple
deferrals
during
its
collision retries.
The
COUNTER
REGISTER
facilitates
maintaining statistics in the AUTO RELEASE
mode
where
no
transmit
interrupts
are
generated on successful transmissions.
Reading the register in the transmit service
routine will be enough to maintain statistics.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com