| поискавой системы для электроныых деталей |
|
PI6CV855 датащи(PDF) 1 Page - Pericom Semiconductor Corporation |
|
|
|||||||||||||||||||||||||||||
PI6CV855 датащи(HTML) 1 Page - Pericom Semiconductor Corporation |
|
1 / 9 page ![]() 1 PS8545 06/20/01 ProductDescription PI6CV855PLLclockdeviceisdevelopedforSSTL_DDRSDRAM applications. This PLL Clock Buffer is designed for 2.5 VDDQ and 2.5V AVDD operation and differential data input and output levels. The device is a zero delay buffer that distributes a differential clock input pair (CLK, CLK) to five differential pairs of clock outputs (Y[0:4], Y[0:4]) and one differential pair feedback clock outputs (FBOUT, FBOUT). The clock outputs are controlled by the input clocks (CLK, CLK), the feedback clocks (FBIN,FBIN), and the Analog Power input (AVDD). When the AVDD is strapped low, the PLL is turned off and bypassed for test purposes. When the input frequency falls below a suggested detection fre- quency that is below the operating frequency of the PLL, the device willenteralowpowermode.Inlowpowermode,PLListurnedOFF, Y[0:4] and Y[0:4] outputs are 3-stated. The PI6CV855 is able to track Spread Spectrum Clocking to reduce EMI. ProductFeatures PLLclockdistributionoptimizedforSSTL_2DDRSDRAM applications. Distributes one differential clock input pair to five differential clock output pairs. Inputs(CLK,CLK)and(FBIN,FBIN): SSTL_2 Outputs (Yx,Yx),(FBOUT,FBOUT): SSTL_2 External feedback pins (FBIN,FBIN) are used to synchronize the outputs to the clock input. Operates at AVDD = 2.5V for core circuit and internal PLL, and VDDQ = 2.5V for differential output drivers AvailablePackage: Plastic28-pinTSSOP BlockDiagram PI6CV855 PLL Clock Driver for 2.5V SSTL 2 DDR SDRAM Memory 12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012 12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012 Y0 Y0 Y1 AVDD FBIN FBIN CLK CLK PLL Y1 Y2 Y2 Y3 Y3 Y4 Y4 Logic and Test Ciruit VDDQ 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 15 16 Y4 FBIN VDDQ GND Y3 Y3 GND FBIN FBOUT FBOUT VDDQ Y4 GND Y0 Y0 CLK CLK Y1 GND VDDQ VDDQ A GND Y2 Y2 Y1 GND AV DD 28-Pin L PinConfiguration |
Аналогичный номер детали - PI6CV855 |
|
Аналогичное описание - PI6CV855 |
|
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |