поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DS1WM датащи(PDF) 10 Page - Dallas Semiconductor

номер детали DS1WM
подробное описание детали  Synthesizable 1-Wire Bus Master
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  DALLAS [Dallas Semiconductor]
домашняя страница  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS1WM датащи(HTML) 10 Page - Dallas Semiconductor

Back Button DS1WM Datasheet HTML 6Page - Dallas Semiconductor DS1WM Datasheet HTML 7Page - Dallas Semiconductor DS1WM Datasheet HTML 8Page - Dallas Semiconductor DS1WM Datasheet HTML 9Page - Dallas Semiconductor DS1WM Datasheet HTML 10Page - Dallas Semiconductor DS1WM Datasheet HTML 11Page - Dallas Semiconductor DS1WM Datasheet HTML 12Page - Dallas Semiconductor DS1WM Datasheet HTML 13Page - Dallas Semiconductor DS1WM Datasheet HTML 14Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 15 page
background image
DS1WM
10 of 15
Interrupt Enable Register (Read / Write)
Addr. 03h
DQOE
ENBSY
ESINT
ERBF
ETMT
ETBE
IAS
EPD
MSB
LSB
EPD: Enable Presence Detect Interrupt. If this bit is a 1, and the Presence Detect flag is set, then the
INTR pin will become active whenever a 1-Wire Reset is sent and an appropriate amount of time has
passed for a presence detect pulse to have occurred.
IAS: INTR Active State. This bit determines the active state for the INTR pin. If this bit is a 1, the INTR
pin is active high; if it is a 0, the INTR pin is active low.
EBTE: Enable Transmit Buffer Empty Interrupt. If this bit is a 1, and the Transmit Buffer Empty flag is
set, then the INTR pin will become active.
ETMT: Enable Transmit Shift Register Empty Interrupt. If this bit is a 1, and the Transmit Shift Register
Empty flag is set, then the INTR pin will become active.
ERBF: Enable Receive Buffer Full Interrupt. If this bit is a 1, and the Receive Buffer Full flag is set, then
the INTR pin will become active.
ESINT: Enable Slave Interrupt. If this bit is a 1, and the Slave Interrupt flag is set, then the INTR pin will
become active.
ENBSY: Enable Not Busy Interrupt. If this bit is a 1, and the Not Busy flag is set, then the INTR pin will
become active.
DQOE: DQ Output Enable. This bit acts as a control select for the DQ bus. When set to 0 (default), the
bus is controlled by the 1-Wire Master as normal. When set to 1, the DQ0 bit located in the Command
Register controls the state of the bus directly. This bit defaults to 0 on power-up or reset and should be
left 0 unless the user desires to control the bus manually through the DQ0 bit.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com