Operation

M41T01

12/24

DocID025389 Rev 2

2.3

WRITE mode

In this mode the master transmitter transmits to the M41T01 slave receiver. Bus protocol is

shown in Figure 9. Following the START condition and slave address, a logic '0' (R/W = 0) is

placed on the bus and indicates to the addressed device that word address An will follow

and is to be written to the on-chip address pointer. The data word to be written to the

memory is strobed in next and the internal address pointer is incremented to the next

memory location within the RAM on the reception of an acknowledge clock. The M41T01

slave receiver will send an acknowledge clock to the master transmitter after it has received

the slave address and again after it has received the word address and each data byte (see

Figure 6 on page 10).

2.4

Data retention mode

WRITE Cycles. Should the supply voltage decay, the M41T01 will automatically deselect,

Figure 9. WRITE mode sequence

AI00591

BUS ACTIVITY:

S

P

SDA LINE

BUS ACTIVITY:

MASTER

DATA n

DATA n+1

DATA n+X

WORD

ADDRESS (An)

SLAVE

ADDRESS