поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADF4210 датащи(PDF) 17 Page - Analog Devices

номер детали ADF4210
подробное описание детали  Dual RF/IF PLL Frequency Synthesizers
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

ADF4210 датащи(HTML) 17 Page - Analog Devices

Back Button ADF4210 Datasheet HTML 12Page - Analog Devices ADF4210 Datasheet HTML 13Page - Analog Devices ADF4210 Datasheet HTML 14Page - Analog Devices ADF4210 Datasheet HTML 15Page - Analog Devices ADF4210 Datasheet HTML 16Page - Analog Devices ADF4210 Datasheet HTML 17Page - Analog Devices ADF4210 Datasheet HTML 18Page - Analog Devices ADF4210 Datasheet HTML 19Page - Analog Devices ADF4210 Datasheet HTML 20Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 17 / 20 page
background image
REV. A
ADF4210/ADF4211/ADF4212/ADF4213
–17–
RF PROGRAM MODES
Table III and Table V show how to set up the Program Modes
in the ADF421x family.
RF Charge Pump Currents
RFCP2, RFCP1, RFCP0 program current setting for the RF
charge pump. See Table V.
PROGRAMMABLE RF N COUNTER
If control bits C2, C1 are 1, 1, the data in the input register is
used to program the RF N (A + B) counter. The N counter
consists of a 6-bit swallow counter (A Counter) and 12-bit
programmable counter (B Counter). Table IV shows the input
register data format for programming the RF N counter and the
possible divide ratios.
RF Prescaler Value
P14 and P15 in the RF A, B Counter Latch sets the RF pres-
caler value. See Table VI.
RF Power-Down
Table III and Table V show the power-down bits in the
ADF421x family.
RF Fastlock
The RF CP Gain bit (P17) of the RF N register in the ADF421x
family is the Fastlock Enable Bit. Only when this is “1” is IF
Fastlock enabled. When Fastlock is enabled, the RF CP current
is set to its maximum value. Also an extra loop filter damping
resistor to ground is switched in using the FL O pin, thus com-
pensating for the change in loop characteristics while in Fastlock.
Since the RF CP Gain bit is contained in the RF N Counter, only
one write is needed to both program a new output frequency and
also initiate Fastlock. To come out of Fastlock, the RF CP Gain bit
on the RF N register must be set to “0.” See Table VI.
APPLICATIONS SECTION
Local Oscillator for GSM Handset Receiver
Figure 7 shows the ADF4210/ADF4211/ADF4212/ADF4213
being used with a VCO to produce the LO for a GSM base
station transmitter.
The reference input signal is applied to the circuit at FREFIN
and, in this case, is terminated in 50
Ω. A typical GSM system
would have a 13 MHz TCXO driving the reference input with-
out any 50
Ω termination. In order to have a channel spacing of
200 kHz (the GSM standard), the reference input must be
divided by 65, using the on-chip reference.
WIDEBAND PLL
Many of the wireless applications for synthesizers and VCOs in
PLLs are narrowband in nature. These applications include
various wireless standards such as GSM, DSC1800, CDMA, or
WCDMA. In each of these cases, the total tuning range for the
local oscillator is less than 100 MHz. However, there are also
wideband applications where the local oscillator could have up
to an octave tuning range. For example, cable TV tuners have
a total range of about 400 MHz. Figure 8 shows an applica-
tion where the ADF4213 is used to control and program the
Micronetics M3500–1324. The loop filter was designed for an
RF output of 2100 MHz, a loop bandwidth of 40 kHz, a PFD
frequency of 1 MHz, ICP of 10 mA (2.5 mA synthesizer ICP
multiplied by the gain factor of 4), VCO KD of 80 MHz/V (sen-
sitivity of the M3500–1324 at an output of 2100 MHz) and a
phase margin of 45
°C.
In narrowband applications, there is generally a small variation
(less than 10%) in output frequency and also a small variation
(typically < 10%) in VCO sensitivity over the range. However,
100pF
51
VDD
VP
VDD2VDD1
ADF4210/
ADF4211/
ADF4212/
ADF4213
VP1
5.6k
620pF
3.3k
8.2nF
VCO190-
902T
VCC
18
100pF
18
18
RFOUT
REFIN
MUXOUT
LOCK
DETECT
100pF
RFIN
RFINB
CLK
DATA
LE
DECOUPLING CAPACITORS (22 F/10PF) ON VDD, VP OF THE
ADF4211/ADF4212/ADF4213 AND ON VCC OF THE VCOS HAVE
BEEN OMITTED FROM THE DIAGRAM TO AID CLARITY.
RSET
CPRF
CPIF
1.3nF
18
100pF
18
18
IFOUT
100pF
VCO190-
540T
VCC
3.3k
2.7k
100pF
51
1000pF
1000pF
FREFIN
51
1.3nF
5.6k
620pF
8.2nF
VP
VP2
Figure 7. GSM Handset Receiver Local Oscillator Using the ADF4210/ADF4211/ADF4212/ADF4213



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com