ST7FOXU0 datasheet(107/123 Pages) STMICROELECTRONICS

номер детали	ST7FOXU0

подробное описание детали	1 additional output line

PDF	123 Pages

Scroll/Zoom	100%

производитель	STMICROELECTRONICS [STMicroelectronics]

домашняя страница	http://www.st.com

Logo

107 / 123 page

ST7FOXU0

Electrical characteristics

107/123

Figure 40.

RESET pin protection when LVD is disabled

The reset network protects the device against parasitic resets.

The output of the external reset circuit must have an open-drain output to drive the ST7 reset pad.

Otherwise the device can be damaged when the ST7 generates an internal reset (LVD or watchdog).

Whatever the reset source is (internal or external), the user must ensure that the level on the RESET pin

can go below the VIL max. level specified in Section 12.9.1 on page 105. Otherwise the reset will not be

taken into account internally.

Because the reset circuit is designed to allow the internal Reset to be output in the RESET pin, the user

must ensure that the current sunk on the RESET pin is less than the absolute maximum value specified for

IINJ(RESET) in Section Table 40. on page 94.

Please refer to Section 11.2.1 on page 89 for more details on illegal opcode reset conditions.

0.01

µF

EXTERNAL

RESET

CIRCUIT

USER

Required

ST72XXX

PULSE

GENERATOR

Filter

RON

VDD

INTERNAL

RESET

WATCHDOG

ILLEGAL OPCODE

ST7FOXU0 датащи(PDF) 107 Page - STMicroelectronics