ST7DALIF2 datasheet(152/171 Pages) STMICROELECTRONICS

152 / 171 page

Electrical characteristics

ST7DALIF2

152/171

Figure 89.

SPI slave timing diagram with CPHA=0

Note:

Measurement points are done at CMOS levels: 0.3xVDD and 0.7xVDD.

When no communication is on-going the data output line of the SPI (MOSI in master mode,

MISO in slave mode) has its alternate function capability released. In this case, the pin

status depends on the I/O port configuration.

tsu(SS)

(1) SS setup time (2)

Slave

(4 x TCPU) +150

th(SS)

(1)

SS hold time

Slave

120

tw(SCKH)

tw(SCKL)

SCK high and low

time

Master

Slave

100

tsu(MI)

tsu(SI)

Data input setup time

Master

Slave

100

th(MI)

th(SI)

Data input hold time

Master

Slave

100

ta(SO)

Data output access

time

Slave

120

tdis(SO)

Data output disable

time

Slave

240

tv(SO)

Data output valid

time

Slave (after enable

edge)

120

th(SO)

Data output hold time

tv(MO)

Data output valid

time

Master (after enable

edge)

120

th(MO)

Data output hold time

Data based on design simulation and/or characterisation results, not tested in production.

Depends on fCPU. For example, if fCPU = 8 MHz, then TCPU = 1/ fCPU = 125 ns and tSU(SS) = 550 ns

Table 88.

SPI characteristics (continued)

Symbol

Parameter

Conditions

Min

Max

Unit

SS INPUT

CPHA=0

MOSI INPUT

MISO OUTPUT

CPHA=0

tc(SCK)

tw(SCKH)

tw(SCKL)

tr(SCK)

tf(SCK)

tv(SO)

ta(SO)

tsu(SI)

th(SI)

MSB OUT

MSB IN

BIT6 OUT

LSB IN

LSB OUT

see note 2

CPOL=0

CPOL=1

tsu(SS)

th(SS)

tdis(SO)

th(SO)

see

note 2

BIT1 IN

ST7DALIF2 датащи(PDF) 152 Page - STMicroelectronics

ST7DALIF2 датащи(HTML) 152 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL