SPC563M64L5 datasheet(18/48 Pages) STMICROELECTRONICS

18 / 48 page

Device overview

SPC563Mxx

18/48

Doc ID 13850 Rev 6

–

One with 32 message buffers; the second with 64 message buffers

–

Full implementation of the CAN protocol specification, Version 2.0B

–

Programmable acceptance filters

–

Short latency time for high priority transmit messages

–

Arbitration scheme according to message ID or message buffer number

–

Listen only mode capabilities

–

Programmable clock source: system clock or oscillator clock

–

Message buffers may be configured as mailboxes or as FIFO

●

Nexus port controller (NPC)

–

Per IEEE-ISTO 5001-2003

–

Real time development support for Power Architecture core and eTPU engine

through Nexus class 2/1

–

Read and write access (Nexus class 3 feature that is supported on this device)

Run-time access of entire memory map

Calibration

–

Support for data value breakpoints / watchpoints

Run-time access of entire memory map

Calibration

Table constants calibrated using MMU and internal and external RAM

Scalar constants calibrated using cache line locking

–

Configured via the IEEE 1149.1 (JTAG) port

●

IEEE 1149.1 JTAG controller (JTAGC)

–

IEEE 1149.1-2001 Test Access Port (TAP) interface

–

5-bit instruction register that supports IEEE 1149.1-2001 defined instructions

–

5-bit instruction register that supports additional public instructions

–

Three test data registers: a bypass register, a boundary scan register, and a

device identification register

–

Censorship disable register. By writing the 64-bit serial boot password to this

–

TAP controller state machine that controls the operation of the data registers,

instruction register and associated circuitry

●

On-chip Voltage Regulator for single 5 V supply operation

–

On-chip regulator 5 V to 3.3 V for internal supplies

–

On-chip regulator controller 5 V to 1.2 V (with external bypass transistor) for core

logic

●

Low-power modes

–

SLOW Mode. Allows device to be run at very low speed (approximately 1 MHz),

with modules (including the PLL) selectively disabled in software

–

STOP Mode. System clock stopped to all modules including the CPU. Wake-up

timer used to restart the system clock after a predetermined time

SPC563M64L5 датащи(PDF) 18 Page - STMicroelectronics

SPC563M64L5 датащи(HTML) 18 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

датащи скачать

ссылки URL