поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

VV6404 датащи(PDF) 42 Page - STMicroelectronics

номер детали VV6404
подробное описание детали  Mono and Colour Digital Video CMOS Image Sensors
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

VV6404 датащи(HTML) 42 Page - STMicroelectronics

Back Button VV6404 Datasheet HTML 38Page - STMicroelectronics VV6404 Datasheet HTML 39Page - STMicroelectronics VV6404 Datasheet HTML 40Page - STMicroelectronics VV6404 Datasheet HTML 41Page - STMicroelectronics VV6404 Datasheet HTML 42Page - STMicroelectronics VV6404 Datasheet HTML 43Page - STMicroelectronics VV6404 Datasheet HTML 44Page - STMicroelectronics VV6404 Datasheet HTML 45Page - STMicroelectronics VV6404 Datasheet HTML 46Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 54 page
background image
VV5404 & VV6404
CD5404-6404F-A
42/54
6.
Clock Signal
VV5404 and VV6404 generate a system clock when a quartz crystal or ceramic resonator circuit is connected to the
CLKI and CLKO pins. The device can also be driven directly from an external clock source driving CLK.
If CLKI is generated for the video sensor by the receiving device it must be active during serial interface
communications for at least 16 clock cycles before the serial communications start bit and for at least 16 cycles after
the serial communications stop bit.
The synchronisation input, SIN, synchronises the clock divider logic in addition to the main clock generation and the
video timing control block.
.
For greater flexibility the input frequency can be divided by 2, 4, 8 or 16 to select the pixel clock frequency. The clock
divisor serial register selects the input clock frequency divisor.
The clock signal must be a square wave with a 50% (+/- 10%) mark:space ratio. Table 28 specifies the maximum and
minimum pixel clock frequencies for the module. Table 29 and Table 29 specify the relationship between the input
clock, CLKI, and the pixel clock frequency for the different settings of the sensor’s internal clock divider.
This translates into a maximum input clock frequency of 7.15909 MHz if a clock divisor of 2 is used (the default - Table
29). Thus if a 14.31818 MHz crystal is used, only the 4, 8 and 16 clock divisors should be used (Table 29).
MHz
Minimum Pixel Rate
0.44744
Maximum Pixel Rate
3.57954
Table 28 : Maximum and Minimum Pixel Rates
X1
C2
C1
R1
32
31
VV5/6404
CMOS
Clock
Source
R2
C1 = C2 = 47 pF
R1 = 1 M
R2 = 510
X1 = 14.31818 MHz
CLK
CLOCK
DIVISION
CLKI
CLKO
Driver
32
31
VV5/6404
CLK
CLOCK
DIVISION
CLKI
CLKO
Figure 27 : Camera Clock Sources



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com