TMS320VC5470 datasheet(71/93 Pages) TI

71 / 93 page

Electrical Specifications

December 2001 – Revised December 2002

SPRS017B

6.11 Multichannel Buffered Serial Port (McBSP) Timings

6.11.1

McBSP Receive and Transmit Timings

Table 6–16 and Table 6–17 assume testing over recommended operating conditions and H = 0.5tc(CO) (see

Figure 6–16 and Figure 6–17).

NOTE: Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals

is inverted, then the timing references of that signal are also inverted.

Table 6–16. McBSP Receive and Transmit Timing Requirements

MIN

MAX

UNIT

tc(BCKRX)

Cycle time, BCLK_R/X

BCLK_R/X ext

tw(BCKRX)

Pulse duration, BCLK_R/X or BCLK_R/X high

BCLK_R/X ext

2H–1

Hold time external BFSR high after BCLKR low

BCLKR int

th(BCKRL-BFRH)

Hold time, external BFSR high after BCLKR low

BCLKR ext

Hold time BDR valid after BCLKR low

BCLKR int

th(BCKRL-BDRV)

Hold time, BDR valid after BCLKR low

BCLKR ext

Hold time external BFSX high after BCLKX low

BCLKX int

th(BCKXL-BFXH)

Hold time, external BFSX high after BCLKX low

BCLKX ext

Setup time external BFSR high before BCLKR low

BCLKR int

tsu(BFRH-BCKRL)

Setup time, external BFSR high before BCLKR low

BCLKR ext

Setup time BDR valid before BCLKR low

BCLKR int

tsu(BDRV-BCKRL)

Setup time, BDR valid before BCLKR low

BCLKR ext

Setup time external BFSX high before BCLKX low

BCLKX int

tsu(BFXH-BCKXL)

Setup time, external BFSX high before BCLKX low

BCLKX ext

tr(BCKRX)

Rise time, BCLKR_R/X

BCLK_R/X ext

tf(BCKRX)

Fall time, BCLKR_R/X

BCLK_R/X ext

TMS320VC5470 датащи(PDF) 71 Page - Texas Instruments

TMS320VC5470 датащи(HTML) 71 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

датащи скачать

ссылки URL