| поискавой системы для электроныых деталей |
|
AD5170EVAL датащи(PDF) 15 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD5170EVAL датащи(HTML) 15 Page - Analog Devices |
|
15 / 24 page ![]() AD5170 Rev. A | Page 15 of 24 the 2.7 V system voltage is applied first, and the P1 and P2 gates are pulled to ground, thus turning on P1 and subsequently P2. As a result, VDD of the AD5170 approaches 2.7 V. When the AD5170 setting is found, the factory tester applies the VDD_OTP to both the VDD and the MOSFETs gates turning off P1 and P2. The OTP command is executed at this time to program the AD5170 while the 2.7 V source is protected. Once the fuse programming is completed, the tester withdraws the VDD_OTP and the setting for AD5170 is permanently fixed. AD5170 achieves the OTP function through blowing internal fuses. Users should always apply the 5.25 V to 5.5 V one-time program voltage requirement at the first fuse programming attempt. Failure to comply with this requirement may lead to a change in the fuse structures, rendering programming inoperable. Poor PCB layout introduces parasitics that may affect the fuse programming. Therefore, it is recommended to add a 10 µF tantalum capacitor in parallel with a 1 nF ceramic capacitor as close as possible to the VDD pin. The type and value chosen for both capacitors are important. This combination of capacitor values provides both a fast response and larger supply current handling with minimum supply droop during transients. As a result, these capacitors increase the OTP programming success by not inhibiting the proper energy needed to blow the internal fuses. Additionally, C1 minimizes transient disturbance and low frequency ripple while C2 reduces high frequency noise during normal operation. LAYOUT CONSIDERATIONS It is good practice to employ compact, minimum lead length layout design. The leads to the inputs should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance. Note that the digital ground should also be joined remotely to the analog ground at one point to minimize the ground bounce. VDD GND VDD C1 10 µF C2 1nF AD5170 + Figure 40. Power Supply Bypassing |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |