| поискавой системы для электроныых деталей |
|
SSD1828 датащи(PDF) 26 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
SSD1828 датащи(HTML) 26 Page - List of Unclassifed Manufacturers |
|
26 / 43 page ![]() SSD1828 Rev 1.10 07/2002 SOLOMON 21 7.14 Read Status Byte A 8 bits status byte will be placed to the data bus if a read operation is performed if D/C is low. The status byte is defined as follow. Table 8 - Read Status Byte Bit Pattern Command Comment BUSY ON RES 0 1000 Read Status BUSY=0: Chip is idle BUSY=1: Chip is executing instruction ON=0: Display is OFF ON=1: Display is ON RES=0: Chip is idle RES=1: Chip is executing reset 7.15 Data Read / Write To read data from the GDDRAM, input High to R/W(WR#) pin and D/C pin for 6800-series parallel mode. Low to E(RD#) pin and High to D/C pin for 8080-series parallel mode. No data read is provided for serial mode. In normal mode, GDDRAM column address pointer will be increased by one automatically after each data read. Also, a dummy read is required before the first data is read. See Figure 3 in Functional Description. To write data to the GDDRAM, input Low to R/W(WR#) pin and High to D/C pin for 6800-series parallel mode. For serial interface, it will always be in write mode. GDDRAM column address pointer will be increased by one automatically after each data write. The address will be reset to 0 in next data read/write operation is executed when it is 95. Table 9 - Address Increment Table D/C R/W (WR) Comment Address Increment 0 0 Write Command No 0 1 Read Status No 1 0 Write Data Yes 1 1 Read Data Yes Address Increment is done automatically after data read/write. The column address pointer of GDDRAM is also affected. It will be reset to 0 in next data read/write operation is executed when it is 95. Table 10 - Commands Required for R/W (WR#) Actions on RAM R/W (WR) Actions on RAMs Commands Required Read/write Data from/to GDDRAM Set GDDRAM Page Address Set GDDRAM Column Address Read/Write Data (1011X3X2X1X0)* (0001X3X2X1X0)* (0000X3X2X1X0)* (X7X6X5X4X3X2X1X0) * No need to resend the command again if it is set previously. The read / write action to the Display Data RAM does not depend on the display mode. This means the user can change the RAM content whether the target RAM content is being displayed or not. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |