поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ACPL-339J датащи(PDF) 21 Page - AVAGO TECHNOLOGIES LIMITED

номер детали ACPL-339J
подробное описание детали  Dual output drive for external NMOS and PMOS buffer
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AVAGO [AVAGO TECHNOLOGIES LIMITED]
домашняя страница  http://www.avagotech.com
Logo AVAGO - AVAGO TECHNOLOGIES LIMITED

ACPL-339J датащи(HTML) 21 Page - AVAGO TECHNOLOGIES LIMITED

Back Button ACPL-339J Datasheet HTML 15Page - AVAGO TECHNOLOGIES LIMITED ACPL-339J Datasheet HTML 16Page - AVAGO TECHNOLOGIES LIMITED ACPL-339J Datasheet HTML 17Page - AVAGO TECHNOLOGIES LIMITED ACPL-339J Datasheet HTML 18Page - AVAGO TECHNOLOGIES LIMITED ACPL-339J Datasheet HTML 19Page - AVAGO TECHNOLOGIES LIMITED ACPL-339J Datasheet HTML 20Page - AVAGO TECHNOLOGIES LIMITED ACPL-339J Datasheet HTML 21Page - AVAGO TECHNOLOGIES LIMITED ACPL-339J Datasheet HTML 22Page - AVAGO TECHNOLOGIES LIMITED ACPL-339J Datasheet HTML 23Page - AVAGO TECHNOLOGIES LIMITED  
Zoom Inzoom in Zoom Outzoom out
 21 / 23 page
background image
21
Dead Time and Propagation Delay Specifications
The ACPL-339J includes a Propagation Delay Difference
(PDD) specification intended to help designers minimize
“dead time” in their power inverter designs. Dead time
is the time period during which both the high and low
side power transistors (Q1 and Q2 in Figure 37) are off.
Any overlap in Q1 and Q2 conduction will result in large
currents flowing through the power devices between the
high and low voltage motor rails.
Figure 36. Minimum LED skew for zero dead time
tPLHMAX
tPHLMIN
Q1 IGBT OFF
Q1 IGBT ON
VOUTP1
VOUTN1
VG(IGBT)Q1
LED1 IF1
tPHLMIN
VOUTP2
VOUTN2
tPLHMAX
tPLHMAX
tPHLMIN
Q2 IGBT OFF
Q2 IGBT ON
PDD
= tPLHMAX - tPHLMIN
PDD
= tPLHMAX - tPHLMIN
VG(IGBT)Q2
LED2 IF2
To minimize dead time in a given design, the turn on of
LED2 should be delayed (relative to the turn off of LED1)
so that under worst-case conditions, transistor Q1 has
just turned off when transistor Q2 turns on, as shown in
Figure 36. The amount of delay necessary to achieve this
condition is equal to the maximum value of the propa-
gation delay difference specification, PDDMAX, which is
specified to be 200 ns over the operating temperature
range of -40° C to 105° C.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com