| поискавой системы для электроныых деталей |
|
LMC6034IM датащи(PDF) 7 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
LMC6034IM датащи(HTML) 7 Page - National Semiconductor (TI) |
|
7 / 12 page ![]() Applications Hint (Continued) pacitance, or to tolerate additional phase shifts in the loop, or excessive capacitive load, or to decrease the noise or band- width, or simply because the particular circuit implementa- tion needs more feedback capacitance to be sufficiently stable. For example, a printed circuit board’s stray capaci- tance may be larger or smaller than the breadboard’s, so the actual optimum value for C F may be different from the one estimated using the breadboard. In most cases, the values of C F should be checked on the actual circuit, starting with the computed value. Capacitive Load Tolerance Like many other op amps, the LMC6034 may oscillate when its applied load appears capacitive. The threshold of oscilla- tion varies both with load and circuit gain. The configuration most sensitive to oscillation is a unity-gain follower. See Typical Performance Characteristics. The load capacitance interacts with the op amp’s output re- sistance to create an additional pole. If this pole frequency is sufficiently low, it will degrade the op amp’s phase margin so that the amplifier is no longer stable at low gains. As shown in Figure 3, the addition of a small resistor (50 Ω to 100Ω)in series with the op amp’s output, and a capacitor (5 pF to 10 pF) from inverting input to output pins, returns the phase margin to a safe value without interfering with lower-frequency circuit operation. Thus larger values of ca- pacitance can be tolerated without oscillation. Note that in all cases, the output will ring heavily when the load capacitance is near the threshold for oscillation. Capacitive load driving capability is enhanced by using a pull up resistor to V + (Figure 4). Typically a pull up resistor con- ducting 500 µA or more will significantly improve capacitive load responses. The value of the pull up resistor must be de- termined based on the current sinking capability of the ampli- fier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see Electrical Characteristics). PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC6034, typically less than 0.04 pA, it is essential to have an excellent layout. For- tunately, the techniques for obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear accept- ably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable. To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6034’s inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp’s inputs. See Figure 5. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of 10 12 Ω, which is nor- mally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of an input. This would cause a 100 times degradation from the LMC6034’s actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of 10 11 Ω would cause only 0.05 pA of leakage current, or perhaps a minor (2:1) degradation of the amplifier’s performance. See Fig- ures 6, 7, 8 for typical connections of guard rings for stan- dard op-amp configurations. If both inputs are active and at high impedance, the guard can be tied to ground and still provide some protection; see Figure 9. DS011134-5 FIGURE 3. Rx, Cx Improve Capacitive Load Tolerance DS011134-22 FIGURE 4. Compensating for Large Capacitive Loads with a Pull Up Resistor DS011134-6 FIGURE 5. Example of Guard Ring in P.C. Board Layout www.national.com 7 |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |