поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8955 датащи(PDF) 31 Page - Wolfson Microelectronics plc

номер детали WM8955
подробное описание детали  STEREO DAC FOR PORTABLE AUDIO APPLICATIONS
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8955 датащи(HTML) 31 Page - Wolfson Microelectronics plc

Back Button WM8955 Datasheet HTML 27Page - Wolfson Microelectronics plc WM8955 Datasheet HTML 28Page - Wolfson Microelectronics plc WM8955 Datasheet HTML 29Page - Wolfson Microelectronics plc WM8955 Datasheet HTML 30Page - Wolfson Microelectronics plc WM8955 Datasheet HTML 31Page - Wolfson Microelectronics plc WM8955 Datasheet HTML 32Page - Wolfson Microelectronics plc WM8955 Datasheet HTML 33Page - Wolfson Microelectronics plc WM8955 Datasheet HTML 34Page - Wolfson Microelectronics plc WM8955 Datasheet HTML 35Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 43 page
background image
Product Preview
WM8955L
w
Product Preview Rev 0.4 May2003
31
AUDIO SAMPLE RATES
The WM8955L supports a wide range of master clock frequencies on the MCLK pin, and can
generate manycommonlyused audio sample rates directlyfrom the master clock.
There are two clocking modes:
‘Normal’ mode supports master clocks of 128fs, 192fs, 256fs, 384fs, and their multiples
USB mode supports 12MHz or 24MHz master clocks. This mode is intended for use in
systems with a USB interface, and runs without a PLL.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
0
USB
0
Clocking Mode Select
1: USB Mode
0: ‘Normal’ Mode
5:1
SR [4:0]
0000
Sample Rate Control
6MCLK
DIV2
0
MCLK Divide by2
0: Divide disabled
1: Divide enabled
R8 (08h)
Sample Rates
7CLKOUT
DIV2
0
MCLK Divide by2
0: Divide disabled
1: Divide enabled
Table 22 Clocking andSample Rate Control
The clocking of the WM8955L is controlled using the MCLKDIV2, USB, and SR control bits. Setting
the MCLKDIV2 bit divides MCLK bytwo internally. The USB bit selects between ‘Normal’ and USB
mode. Each combination of the SR4 to SR0 control bits selects one MCLK division ratio and hence
one sample rate (see next page). The digital filter characteristics are automaticallyadjusted to suit
the MCLK and sample rate selected (see Digital Filter Characteristics).
Since all sample rates are generated bydividing MCLK, their accuracydepends on the accuracyof
MCLK. If MCLK changes, the sample rates change proportionately. Note that some sample rates
(e.g. 44.1kHz in USB mode) are approximated, i.e. theydiffer from their target value bya verysmall
amount. This is not audible, as the maximum deviation is only0.27% (8.0214kHz instead of 8kHz in
USB mode - for comparison, a half-tone step corresponds to a 5.9% change in pitch).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com