поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8955LEFL датащи(PDF) 11 Page - Wolfson Microelectronics plc

номер детали WM8955LEFL
подробное описание детали  STEREO DAC FOR PORTABLE AUDIO APPLICATIONS
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8955LEFL датащи(HTML) 11 Page - Wolfson Microelectronics plc

Back Button WM8955LEFL Datasheet HTML 7Page - Wolfson Microelectronics plc WM8955LEFL Datasheet HTML 8Page - Wolfson Microelectronics plc WM8955LEFL Datasheet HTML 9Page - Wolfson Microelectronics plc WM8955LEFL Datasheet HTML 10Page - Wolfson Microelectronics plc WM8955LEFL Datasheet HTML 11Page - Wolfson Microelectronics plc WM8955LEFL Datasheet HTML 12Page - Wolfson Microelectronics plc WM8955LEFL Datasheet HTML 13Page - Wolfson Microelectronics plc WM8955LEFL Datasheet HTML 14Page - Wolfson Microelectronics plc WM8955LEFL Datasheet HTML 15Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 43 page
background image
Product Preview
WM8955L
w
Product Preview Rev 0.4 May2003
11
SIGNAL TIMING REQUIREMENTS
SYSTEM CLOCK TIMING
MCLK
t
MCLKL
t
MCLKH
t
MCLKY
Figure 1 System Clock Timing Requirements
Test Conditions
DBVDD = 3.3V, DGND = 0V, TA =+25
oC, Slave Mode fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
System Clock Timing Information
MCLK System clock pulse width high
tMCLKL
16
ns
MCLK System clock pulse width low
tMCLKH
16
ns
MCLK System clock cycle time
tMCLKY
27
ns
AUDIO INTERFACE TIMING – MASTER MODE
BCLK
(Output)
DACLRC
(Output)
DACDAT
t
DST
t
DHT
t
DL
Figure 2 Digital Audio Data Timing – Master Mode (see Control Interface)
Test Conditions
DBVDD = 3.3V, DGND = 0V, TA =+25
oC, Slave Mode fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
System Clock Timing Information
DACLRC propagation delayfrom BCLK falling edge
tDL
10
ns
DACDAT setup time to BCLK rising edge
tDST
10
ns
DACDAT hold time from BCLK rising edge
tDHT
10
ns
AUDIO INTERFACE TIMING – SLAVE MODE
BCLK
DACLRC
t
BCH
t
BCL
t
BCY
DACDAT
t
LRSU
t
DS
t
LRH
Figure 3 Digital Audio Data Timing – Slave Mode (see Control Interface)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com