поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

P16F877 датащи(PDF) 90 Page - Microchip Technology

номер детали P16F877
подробное описание детали  28/40-Pin 8-Bit CMOS FLASH Microcontrollers
PDF  218 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

P16F877 датащи(HTML) 90 Page - Microchip Technology

Back Button P16F877 Datasheet HTML 86Page - Microchip Technology P16F877 Datasheet HTML 87Page - Microchip Technology P16F877 Datasheet HTML 88Page - Microchip Technology P16F877 Datasheet HTML 89Page - Microchip Technology P16F877 Datasheet HTML 90Page - Microchip Technology P16F877 Datasheet HTML 91Page - Microchip Technology P16F877 Datasheet HTML 92Page - Microchip Technology P16F877 Datasheet HTML 93Page - Microchip Technology P16F877 Datasheet HTML 94Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 218 page
background image
PIC16F87X
DS30292C-page 88
 2001 Microchip Technology Inc.
9.2.15
CLOCK ARBITRATION
Clock arbitration occurs when the master, during any
receive, transmit, or Repeated START/STOP condi-
tion, de-asserts the SCL pin (SCL allowed to float high).
When the SCL pin is allowed to float high, the baud rate
generator (BRG) is suspended from counting until the
SCL pin is actually sampled high. When the SCL pin is
sampled high, the baud rate generator is reloaded with
the contents of SSPADD<6:0> and begins counting.
This ensures that the SCL high time will always be at
least one BRG rollover count in the event that the clock
is held low by an external device (Figure 9-18).
9.2.16
SLEEP OPERATION
While in SLEEP mode, the I2C module can receive
addresses or data, and when an address match or
complete byte transfer occurs, wake the processor
from SLEEP (if the SSP interrupt is enabled).
9.2.17
EFFECTS OF A RESET
A RESET disables the SSP module and terminates the
current transfer.
FIGURE 9-18:
CLOCK ARBITRATION TIMING IN MASTER TRANSMIT MODE
SCL
SDA
BRG overflow,
Release SCL,
If SCL = 1, Load BRG with
SSPADD<6:0>, and start count
BRG overflow occurs,
Release SCL, Slave device holds SCL low
SCL = 1, BRG starts counting
clock high interval
SCL line sampled once every machine cycle (TOSC
• 4).
Hold off BRG until SCL is sampled high.
TBRG
TBRG
TBRG
to measure high time interval



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com