P89C51RC datasheet(2/50 Pages) PHILIPS

2 / 50 page

Philips Semiconductors

Product specification

P89C51RC+/P89C51RD+

80C51 8-bit Flash microcontroller family

32K/64K ISP FLASH with 512–1K RAM

1999 Oct 27

853-2149 22593

DESCRIPTION

The 89C51RX+ devices contain a non-volatile FLASH program

memory (up to 64 k bytes in the 89C51RD+) that is both parallel

programmable and Serial In-System Programmable. In-System

Programming allows devices to alter their own program memory, in

the actual end product, under software control. This opens up a

range of applications that can include the ability to field update the

application firmware.

A default serial loader (boot loader) program in ROM allows

In-System serial programming of the FLASH memory without the

need for a loader in the FLASH code. User programs may erase and

reprogram the FLASH memory at will through the use of standard

routines contained in ROM.

These devices are Single-Chip 8-Bit Microcontrollers manufactured

in advanced CMOS process and are derivatives of the 80C51

microcontroller family. All the devices have the same instruction set

as the 80C51.

FLASH/EPROM

Memory Size

(X by 8)

RAM Size

(X by 8)

Programmable

Timer Counter

(PCA)

89C51RC+

32 k

512

Yes

89C51RD+

64 k

1024

Yes

See P89C51RX2 data sheet for devices which do not require a 12 V

programming voltage.

The devices also have four 8-bit I/O ports, three 16-bit timer/event

counters, a multi-source, four-priority-level, nested interrupt

structure, an enhanced UART and on-chip oscillator and timing

circuits. For systems that require extra memory capability up to

64 k bytes, each can be expanded using standard TTL-compatible

memories and logic.

The added features of the P89C51RX+ Family makes them even

more powerful microcontrollers for applications that require pulse

width modulation, high-speed I/O and up/down counting capabilities

such as motor control.

FEATURES

• 80C51 Central Processing Unit

• On-chip FLASH Program Memory with In-System Programming

(ISP) capability

• Boot ROM contains low level FLASH programming routines and a

default serial loader

• Speed up to 33 MHz

• Full static operation

• RAM expandable externally to 64 k bytes

• 4 level priority interrupt

• 7 interrupt sources, depending on device

• Four 8-bit I/O ports

• Full-duplex enhanced UART

– Framing error detection

– Automatic address recognition

• Power control modes

– Clock can be stopped and resumed

– Idle mode

– Power down mode

• Programmable clock out

• Second DPTR register

• Asynchronous port reset

• Low EMI (inhibit ALE)

• Watchdog timer

ORDERING INFORMATION

MEMORY SIZE

32 k

× 8

MEMORY SIZE

64 k

× 8

TEMPERATURE RANGE

°C

AND PACKAGE

VOLTAGE

RANGE

FREQ.

(MHz)

DWG.

P89C51RC+IN

P89C51RD+IN

0 to +70,

40-Pin Plastic Dual In-line Pkg.

5 V

0 to 33

SOT129-1

P89C51RC+IA

P89C51RD+IA

0 to +70,

44-Pin Plastic Leaded Chip Carrier

5 V

0 to 33

SOT187-2

P89C51RC+IB

P89C51RD+IB

0 to +70,

44-Pin Plastic Quad Flat Pack

5 V

0 to 33

QFP441

P89C51RC+JN

P89C51RD+JN

–40 to +85,

40-Pin Plastic Dual In-line Pkg.

5 V

0 to 33

SOT129-1

P89C51RC+JA

P89C51RD+JA

–40 to +85,

44-Pin Plastic Leaded Chip Carrier

5 V

0 to 33

SOT187-2

P89C51RC+JB

P89C51RD+JB

–40 to +85,

44-Pin Plastic Quad Flat Pack

5 V

0 to 33

QFP441

NOTE:

1. SOT not assigned for this package outline.

P89C51RC датащи(PDF) 2 Page - NXP Semiconductors

P89C51RC датащи(HTML) 2 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

датащи скачать

ссылки URL