KSZ9031MNX datasheet(21/73 Pages) MICROCHIP

21 / 73 page

 2016 Microchip Technology Inc.

DS00002096C-page 21

KSZ9031MNX

3.10.2

MII SIGNAL DIAGRAM

The KSZ9031MNX MII pin connections to the MAC are shown in Figure 3-5.

FIGURE 3-5:

KSZ9031MNX MII INTERFACE

3.11

MII Management (MIIM) Interface

The KSZ9031MNX supports the IEEE 802.3 MII management interface, also known as the Management Data Input/

Output (MDIO) interface. This interface allows upper-layer devices to monitor and control the state of the KSZ9031MNX.

An external device with MIIM capability is used to read the PHY status and/or configure the PHY settings. More details

about the MIIM interface can be found in Clause 22.2.4 of the IEEE 802.3 Specification.

The MIIM interface consists of the following:

• A physical connection that incorporates the clock line (MDC) and the data line (MDIO).

• A specific protocol that operates across the physical connection mentioned earlier, which allows an external con-

troller to communicate with one or more KSZ9031MNX devices. Each KSZ9031MNX device is assigned a unique

PHY address between 0h and 7h by the PHYAD[2:0] strapping pins.

• A 32-register address space for direct access to IEEE-defined registers and vendor-specific registers, and for indi-

rect access to MMD addresses and registers. See the Register Map section.

PHY Address 0h is supported as the unique PHY address only; it is not supported as the broadcast PHY address, which

allows for a single write command to simultaneously program an identical PHY register for two or more PHY devices

(for example, using PHY Address 0h to set Register 0h to a value of 0x1940 to set Bit [11] to a value of one to enable

software power-down). Instead, separate write commands are used to program each PHY device.

Table 3-5 shows the MII management frame format for the KSZ9031MNX.

TABLE 3-5:

MII MANAGEMENT FRAME FORMAT FOR THE KSZ9031MNX

Preamble

Start of

Frame

Read/Write

OP Code

PHY

Address

Bits [4:0]

REG

Address

Bits [4:0]

Data Bits [15:0]

Idle

Read

32 1’s

00AAA

RRRRR

DDDDDDDD_DDDDDDDD

Write

32 1’s

00AAA

RRRRR

DDDDDDDD_DDDDDDDD

KSZ9031MNX

TX _CLK

TX _EN

TXD[3:0]

RX_CLK

RX _DV

RXD[3:0]

MII

ETHERNET MAC

TX_ER

RX _ER

CRS

COL

TX _CLK

TX _EN

TXD[3:0]

RX_CLK

RX _DV

RXD[3:0]

TX_ER

RX _ER

CRS

COL

KSZ9031MNX датащи(PDF) 21 Page - Microchip Technology

KSZ9031MNX датащи(HTML) 21 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

датащи скачать

ссылки URL