| поискавой системы для электроныых деталей |
|
SST25PF040B датащи(PDF) 13 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
SST25PF040B датащи(HTML) 13 Page - Microchip Technology |
|
13 / 31 page ![]() 2014 Microchip Technology Inc. DS20005134B-page 13 SST25PF040B FIGURE 4-12: 64-KBYTE BLOCK-ERASE SEQUENCE 4.4.9 CHIP-ERASE The Chip-Erase instruction clears all bits in the device to FFH. A Chip-Erase instruction will be ignored if any of the memory area is protected. Prior to any Write oper- ation, the Write-Enable (WREN) instruction must be exe- cuted. CE# must remain active low for the duration of the Chip-Erase instruction sequence. The Chip-Erase instruction is initiated by executing an 8-bit command, 60H or C7H. CE# must be driven high before the instruction is executed. The user may poll the Busy bit in the software status register or wait TCE for the completion of the internal self-timed Chip-Erase cycle. See Figure 4-13 for the Chip-Erase sequence. FIGURE 4-13: CHIP-ERASE SEQUENCE CE# SO SI SCK ADDR 01 2 3 4 5 6 7 8 ADDR ADDR D8 HIGH IMPEDANCE 15 16 23 24 31 MODE 0 MODE 3 25134 63KBlkEr.0 MSB MSB CE# SO SI SCK 01 2 3 4 5 6 7 60 or C7 HIGH IMPEDANCE MODE 0 MODE 3 25134 ChEr.0 MSB |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |