поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TLS205B0 датащи(PDF) 26 Page - Infineon Technologies AG

номер детали TLS205B0
подробное описание детали  Linear Voltage Post Regulator
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INFINEON [Infineon Technologies AG]
домашняя страница  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

TLS205B0 датащи(HTML) 26 Page - Infineon Technologies AG

Back Button TLS205B0 Datasheet HTML 22Page - Infineon Technologies AG TLS205B0 Datasheet HTML 23Page - Infineon Technologies AG TLS205B0 Datasheet HTML 24Page - Infineon Technologies AG TLS205B0 Datasheet HTML 25Page - Infineon Technologies AG TLS205B0 Datasheet HTML 26Page - Infineon Technologies AG TLS205B0 Datasheet HTML 27Page - Infineon Technologies AG TLS205B0 Datasheet HTML 28Page - Infineon Technologies AG TLS205B0 Datasheet HTML 29Page - Infineon Technologies AG TLS205B0 Datasheet HTML 30Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 31 page
background image
Data Sheet
26
Rev. 1.2, 2015-01-15
TLS205B0
Application Information
voltage noise in the considered bandwidth. For a given output voltage actual numbers of the output voltage noise
will - next to the bypass capacitor itself - be dependent on the capacitance of the applied output capacitor
C
Q and
its ESR: In case of the TLS205B0EJV / TLS205B0LDV applied with unity gain (i.e.
V
Q = 1.22V) the usage of a
bypass capacitor of 10 nF in combination with a (low ESR) ceramic
C
Q of 10 µF will result in output voltage noise
numbers of typical 41
µV
RMS. This Output Noise level can be reduced to typical 28 µVRMS under the same
conditions by adding a small resistor of ~250 mΩ in series to the 10 µF ceramic output capacitor acting as
additional ESR. A reduction of the output voltage noise can also be achieved by increasing capacitance of the
output capacitor. For
C
Q = 22 µF (ceramic low ESR) the output voltage noise will be typically around 29 µVRMS and
can again be further lowered to 24
µV
RMS by adding a small resistance of ~250 mΩ in series to CQ. In case of the
fix voltage version TLS205B0EJV33 / TLS205B0LDV33 the output voltage noise for the described cases vary from
45
µV
RMS down to 30 µVRMS. For further details please also see “Output Voltage Noise
10)” on Page 12,, of the
Electrical Characteristics. Please note that next to reducing the output voltage noise level the usage of a bypass
capacitor has the additional benefit of improving transient response which will be also explained in the next
chapter. However one needs to take into consideration that on the other hand the regulator start-up time is
proportional to the size of the bypass capacitor and slows down to values around 15 ms when using a 10 nF
bypass capacitor in combination with a 10 µF
C
Q output capacitor.
6.4
Output Capacitance and Transient Response
The TLS205B0 is designed to be stable with a wide range of output capacitors. The ESR of the output capacitor
is an essential parameter with regard to stability, most notably with small capacitors. A minimum output capacitor
of 3.3 µF with an ESR of 3 Ω or less is recommended to prevent oscillations. Like in general for LDO’s the output
transient response of the TLS205B0 will be a function of the output capacitance. Larger values of output
capacitance decrease peak deviations and thus improve transient response for larger load current changes.
Bypass capacitors, used to decouple individual components powered by the TLS205B0 will increase the effective
output capacitor value. Please note that with the usage of bypass capacitors for low noise operation either larger
values of output capacitors may be needed or a minimum ESR requirement of
C
Q may have to be considered (see
also typical performance graph “ESR(CQ) with CBYP = 10 nF versus Output Capacitance CQ” on Page 21 as
example). In conjunction with the usage of a 10 nF bypass capacitor an output capacitor
C
Q ≥
6.8 µF is
recommended. The benefit of a bypass capacitor to the transient response performance is impressive and
illustrated as one example in Figure 8 where the transient response of the TLS205B0EJV33 to one and the same
load step from 100 mA to 500 mA is shown with and without a 10 nF bypass capacitor: for the given configuration
of
C
Q = 10 µF with no bypass capacitor the load step will settle in the range of less than 100 µs while for
C
Q = 10 µF in conjunction with a 10 nF bypass capacitor the same load step will settle in the range of 10 µs. Due
to the shorter reaction time of the regulator by adding the bypass capacitor not only the settling time improves but
also output voltage deviations due to load steps are sharply reduced.
Figure 8
Influence of
C
BYP: example of transient response to one and the same load step with and
without
C
BYP of 10 nF (IQ: 100 mA to 500 mA, TLS205B0EJV33)
-0,3
-0,2
-0,1
0
0,1
0,2
0,3
0
100
200
300
400
500
600
700
800
900
1000
Time (μs)
C_BYP = 0nF
C_BYP = 10nF
CQ = 10 µF
CBYP = 0 vs 10nF
VI = 6 V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com