STM32L073X8 datasheet(35/139 Pages) STMICROELECTRONICS

35 / 139 page

DocID027096 Rev 3

35/139

STM32L073xx

Functional overview

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600

baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while

having an extremely low energy consumption. Higher speed clock can be used to reach

higher baudrates.

LPUART interface can be served by the DMA controller.

3.18.4

Serial peripheral interface (SPI)/Inter-integrated sound (I2S)

Up to two SPIs are able to communicate at up to 16 Mbits/s in slave and master modes in

full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode

frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC

generation/verification supports basic SD Card/MMC modes.

The USARTs with synchronous capability can also be used as SPI master.

One standard I2S interfaces (multiplexed with SPI2) is available. It can operate in master or

slave mode, and can be configured to operate with a 16-/32-bit resolution as input or output

channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When the

I2S interfaces is configured in master mode, the master clock can be output to the external

DAC/CODEC at 256 times the sampling frequency.

The SPIs can be served by the DMA controller.

Refer to Table 14 for the differences between SPI1 and SPI2.

3.18.5

Universal serial bus (USB)

The STM32L073xx embeds a full-speed USB device peripheral compliant with the USB

specification version 2.0. The internal USB PHY supports USB FS signaling, embedded DP

pull-up and also battery charging detection according to Battery Charging Specification

Revision 1.2. The USB interface implements a full-speed (12 Mbit/s) function interface with

added support for USB 2.0 Link Power Management. It has software-configurable endpoint

setting with packet memory up to 1 KB and suspend/resume support. It requires a precise

48 MHz clock which can be generated from the internal main PLL (the clock source must

use a HSE crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming

mode. The synchronization for this oscillator can be taken from the USB data stream itself

(SOF signalization) which allows crystal-less operation.

Table 14. SPI/I2S implementation

SPI features(1)

1. X = supported.

SPI1

SPI2

Hardware CRC calculation

I2S mode

TI mode

STM32L073X8 датащи(PDF) 35 Page - STMicroelectronics

STM32L073X8 датащи(HTML) 35 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL