ADC10040CIMT datasheet(6/19 Pages) NSC

6 / 19 page

DC and Logic Electrical Characteristics Unless otherwise specified, the following specifications

apply for V

SSA =VSSIO = 0V, VDDA = +3.0V, VDDIO = +2.5V, VIN =2VP-P, STBY = 0V, VREF = 1.20V, (Externally Supplied)

CLK = 40 MHz, 50% Duty Cycle, CL = 10 pF/pin. Boldface limits apply for TA =TMIN to TMAX: all other limits TA = 25˚C

Symbol

Parameter

Conditions

Min

Typ

Max

Units

CLK, DF, STBY, SENSE

Logical “1” Input Voltage

Logical “0” Input Voltage

0.8

Logical “1” Input Current

+10

µA

Logical “0” Input Current

−10

µA

D0–D9 OUTPUT CHARACTERISTICS

Logical “1” Output Voltage

OUT = −0.5 mA

DDIO−0.2

Logical “0” Output Voltage

OUT = 1.6 mA

0.4

DYNAMIC CONVERTER CHARACTERISTICS

ENOB

Effective Number of Bits

IN = 11 MHz

9.4, 9.3

9.6

Bits

IN = 19 MHz

9.4, 9.3

9.6

Bits

SNR

Signal-to-Noise Ratio

IN = 11 MHz

58.7, 58.1

59.6

IN = 19 MHz

58.6, 58

59.5

SINAD

Signal-to-Noise Ratio + Distortion

IN = 11 MHz

58.6, 58

59.5

IN = 19 MHz

58.5, 57.8

59.4

2nd HD

2nd Harmonic

IN = 11 MHz

−75.9,

−74.7

−89

dBc

IN = 19 MHz

−74.4,

−73

−86

dBc

3rd HD

3rd Harmonic

IN = 11 MHz

−69.5,

−67.5

−78

dBc

IN = 19 MHz

−68.8,

−66.7

−77

dBc

THD

Total Harmonic Distortion (First 6

Harmonics)

IN = 11 MHz

−69.5,

−67.5

−78

.IN = 19 MHz

−68.8,

−66.7

−77

SFDR

Spurious Free Dynamic Range

(Excluding 2nd and 3rd Harmonic)

IN = 11 MHz

−75.8,

−74.5

−80

dBc

IN = 19 MHz

−75.7,

−74.3

−80

dBc

ADC10040CIMT датащи(PDF) 6 Page - National Semiconductor (TI)

ADC10040CIMT датащи(HTML) 6 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

датащи скачать

ссылки URL