поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DM9161 датащи(PDF) 28 Page - List of Unclassifed Manufacturers

номер детали DM9161
подробное описание детали  10/100 Mbps FAST ETHERNET PHYSICAL LAYER SINGLE CHIP TRANSCEIVER
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ETC [List of Unclassifed Manufacturers]
домашняя страница  
Logo ETC - List of Unclassifed Manufacturers

DM9161 датащи(HTML) 28 Page - List of Unclassifed Manufacturers

Back Button DM9161 Datasheet HTML 24Page - List of Unclassifed Manufacturers DM9161 Datasheet HTML 25Page - List of Unclassifed Manufacturers DM9161 Datasheet HTML 26Page - List of Unclassifed Manufacturers DM9161 Datasheet HTML 27Page - List of Unclassifed Manufacturers DM9161 Datasheet HTML 28Page - List of Unclassifed Manufacturers DM9161 Datasheet HTML 29Page - List of Unclassifed Manufacturers DM9161 Datasheet HTML 30Page - List of Unclassifed Manufacturers DM9161 Datasheet HTML 31Page - List of Unclassifed Manufacturers DM9161 Datasheet HTML 32Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 47 page
background image
DM9161
10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
28
Final
Version: DM9161-DS-F02
May 10,2002
latched into this bit at power-up/reset
0 = Normal MII
1 = Enable Reduced MII
16.7
F_LINK_100
0, RW
Force Good Link in 100Mbps
0 = Normal 100Mbps operation
1 = Force 100Mbps good link status
This bit is useful for diagnostic purposes
16.6
SPLED_CTL
0, RW
Speed LED Disable
0 = Normal SPEEDLED output to indicate speed status
1 = Disable SPEEDLED output and enable SD signal monitor (for
internal debug). When this bit is set, it controls the SPEEDLED as
100BASE-X SD signal output .For debug only
16.5
COLLED_CTL
0, RW
Collision LED Enable
0 = FDX/COLLED output is configured to indicate Full/half duplex
status
1 = FDX/COLLED output is configured to indicate Full-
duplex/Collision status
16.4
RPDCTR-EN
1, RW
Reduced Power Down Control Enable
This bit is used to enable automatic reduced power down
0 = Disable automatic reduced power down
1 = Enable automatic reduced power down
16.3
SMRST
0, RW
Reset State Machine
When writes 1 to this bit, all state machines of PHY will be reset.
This bit is self-clear after reset is completed
16.2
MFPSC
0, RW
MF Preamble Suppression Control
MII frame preamble suppression control bit
1 = MF preamble suppression bit on
0 = MF preamble suppression bit off
16.1
SLEEP
0, RW
Sleep Mode
Writing a 1 to this bit will cause PHY entering the Sleep mode and
power down all circuit except oscillator and clock generator circuit.
When waking up from Sleep mode (write this bit to 0), the
configuration will go back to the state before sleep; but the state
machine will be reset
16.0
RLOUT
0, RW
Remote Loopout Control
When this bit is set to 1, the received data will loop out to the
transmit channel. This is useful for bit error rate testing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com