поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

BCM20705 датащи(PDF) 62 Page - Cypress Semiconductor

номер детали BCM20705
подробное описание детали  Single-Chip Bluetooth Transceiver and Baseband Processor
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CYPRESS [Cypress Semiconductor]
домашняя страница  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

BCM20705 датащи(HTML) 62 Page - Cypress Semiconductor

Back Button BCM20705 Datasheet HTML 58Page - Cypress Semiconductor BCM20705 Datasheet HTML 59Page - Cypress Semiconductor BCM20705 Datasheet HTML 60Page - Cypress Semiconductor BCM20705 Datasheet HTML 61Page - Cypress Semiconductor BCM20705 Datasheet HTML 62Page - Cypress Semiconductor BCM20705 Datasheet HTML 63Page - Cypress Semiconductor BCM20705 Datasheet HTML 64Page - Cypress Semiconductor BCM20705 Datasheet HTML 65Page - Cypress Semiconductor BCM20705 Datasheet HTML 66Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 67 page
background image
Timing and AC Characteristics
BCM20705 Data Sheet
BROADCOM CONFIDENTIAL
Broadcom®
Bluetooth Transceiver and Baseband Processor
November 13, 2014 • MCS20705-DS104-R
Page 61
Figure 16: PCM Interface Timing (Long Frame Synchronization, Slave Mode)
Table 25: PCM Interface Timing Specifications (Long Frame Synchronization, Slave Mode)
Reference
Characteristics
Minimum
Maximum Unit
1
PCM bit clock frequency.
128
2048
kHz
2
PCM bit clock HIGH time.
209
–
ns
3
PCM bit clock LOW time.
209
–
ns
4
Setup time for PCM_SYNC before falling edge of
PCM_BCLK during first bit time.
50
–
ns
5
Hold time for PCM_SYNC after falling edge of PCM_BCLK
during second bit period. (PCM_SYNC may go low any time
from second bit period to last bit period).
10
–
ns
6
Delay from rising edge of PCM_BCLK or PCM_SYNC
(whichever is later) to data valid for first bit on PCM_OUT.
–50
ns
7
Hold time of PCM_OUT after PCM_BCLK falling edge.
–
175
ns
8
Setup time for PCM_IN before PCM_BCLK falling edge.
50
–
ns
9
Hold time for PCM_IN after PCM_BCLK falling edge.
10
–
ns
10
Delay from falling edge of PCM_BCLK or PCM_SYNC
(whichever is later) during last bit in slot to PCM_OUT
becoming high impedance.
–100
ns
1
2
3
45
7
8
9
PCM_BCLK
PCM_SYNC
PCM_OUT
PCM_IN
Bit 0
Bit 1
Bit 0
Bit 1
Bit 15
Bit 15
6
HIGH
IMPEDENCE
10



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com