поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS8412 датащи(PDF) 26 Page - Cirrus Logic

номер детали CS8412
подробное описание детали  DIGITAL AUDIO INTER FACE RECEIVER
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8412 датащи(HTML) 26 Page - Cirrus Logic

Back Button CS8412 Datasheet HTML 22Page - Cirrus Logic CS8412 Datasheet HTML 23Page - Cirrus Logic CS8412 Datasheet HTML 24Page - Cirrus Logic CS8412 Datasheet HTML 25Page - Cirrus Logic CS8412 Datasheet HTML 26Page - Cirrus Logic CS8412 Datasheet HTML 27Page - Cirrus Logic CS8412 Datasheet HTML 28Page - Cirrus Logic CS8412 Datasheet HTML 29Page - Cirrus Logic CS8412 Datasheet HTML 30Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 38 page
background image
CS8411 CS8412
26
DS61F1
C, U, VERF, ERF, and CBL Serial Outputs
The C and U bits and CBL are output one SCK pe-
riod prior to the active edge of FSYNC in all serial
port formats except 2, 3 and 9 (I2S modes). The ac-
tive edge of FSYNC may be used to latch C, U, and
CBL externally. In formats 2, 3 and 9, the C and U
bits and CBL are updated with the active edge of
FSYNC. The validity + error flag (VERF) and the
error flag (ERF) are always updated at the active
edge of FSYNC. This timing is illustrated in Figure
19.
The C output contains the channel status bits with
CBL rising indicating the start of a new channel
status block. CBL is high for the first four bytes of
channel status (32 frames or 64 samples) and low
for the last 20 bytes of channel status (160 frames
or 320 samples). The U output contains the User
Channel data. The Vbit is OR’ed with the ERF flag
and output on the VERF pin. This indicates that the
audio sample may be in error and can be used by in-
terpolation filters to interpolate through the error.
ERF being high indicates a serious error occurred
on the transmission line. There are three errors that
cause ERF to go high: a parity error or biphase
coding violation during that sample, or an out of
lock PLL receiver. Timing for the above pins is il-
lustrated in Figure 19.
Multifunction Pins
There are seven multifunction pins which contain
either error and received frequency information, or
channel status information, selectable by SEL.
No.
FSYNC (out)
SDATA (out)
13*
FSYNC (out)
SCK (out)
SDATA (out)
12*
MSB VU C P
LSB
AUX
MSB VU C P
LSB
AUX
Left
Right
Left
Right
MSB VU C P
LSB
AUX
MSB VU C P
LSB
AUX
SCK (out)
* Error flags are not accurate in these modes.
Figure 18. Special Audio Port Formats 12 and 13
CBL
SDATA
FSYNC
Left 0
Left 1
Right 0
Left 0
Left 32
Right 191
Right 31
Right 191
Ca-Ce
C0,
ERF,
VERF
C, U
Figure 19. CBL Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com