,QWHJUDWHG9.IOH[0RGHP'HYLFH6HWVZLWK86%,QWHUIDFH

5&'86%

0'



System Architecture

Hardware Interface

A system block diagram is shown in Figure 1.

The major interface signals are shown in Figure 2.

MD234F1 BD

TELEPHONE

LINE/

TELEPHONE

HANDSET/

AUDIO

INTERFACE

CIRCUIT

TELEPHONE

LINE

TEL HANDSET

MICROPHONE

HEADPHONE/

SPEAKER

MODEM DEVICE SET

MICRO

CONTROLLER

UNIT

(MCU)

[80-PIN PQFP]

(L2800)

MODEM

DATA PUMP

(MDP)

[100-PIN PQFP]

(R6764)

USB

CONTROLLER

UNIT

(UCU)

[68-PIN PLCC]

(R8292/

80931AA)

1M (128K x 8)

RAM

2M (256K x 8)

ROM/FLASH ROM

32K x 8

ROM

USB

INTERFACE

Figure 1. Block Diagram

MICRO

CONTROLLER

UNIT

(MCU)

MD234F2 IF

MODEM

DATA

PUMP

(MDP)

RS0-RS4

~CS

EXTERNAL

BUS

RIN

TXA1

TXA2

TELIN*

TELOUT*

SPKM

MICV*

MICM**

~RINGWAKE

~RLY1 (~OH)

~RLY2 (~VOICE)

~RLY3 (~MUTE)

~RLY4 (~CALLID)

~EXTOH

LCS

RINGD

VD3.3

CLKOUT

~WKRESOUT

DPIRQ

~READ

~WRITE

A0-A17

D0-D7

~DPSEL

~ROMSEL

~RAMSEL

~READ

~WRITE

A0-A4

D0-D7

~DPSEL

TELEPHONE

LINE

TELEPHONE

HANDSET

MICROPHONE

TELEPHONE

LINE/

TELEPHONE

HANDSET/

AUDIO

INTERFACE

CIRCUIT

HEADPHONE/

SPEAKER

~RES1

~RES2

2M (256K X 8)

ROM/

FLASH ROM

A0-A16

D0-D7

~READ

~WRITE

~RAMSEL

1M (128K X 8)

RAM

A0-A17

D0-D7

~READ

~WRITE

~ROMSEL

VGG

AVDD

VAA

DGND, AGND

SVCC (+5V)

SVCC (+5V)

SVCC (+5V)

VCC

~RESET

A0-A2

D0-D7

A0-A15

D0-D7

32K X 8

ROM

USB

CONTROLLER

UNIT

(UCU)

USB

A0-A15

D0-D7

~READ

D+

D-

VDD

SVCC (+5V)

DGND

CRYSTAL

CIRCUIT

XTAL1

XTAL2

SVCC

VDD

CLKIN

~WKRES

IRQ

CRYSTAL

CIRCUIT

XTLI

XTLO

* SP MODEL.

** NON-SP MODEL.

Figure 2. Hardware Interface Signals