поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MICRF507 датащи(PDF) 13 Page - Micrel Semiconductor

номер детали MICRF507
подробное описание детали  470MHz to 510MHz Low-Power FSK Transceiver with 10dBm Power Amplifier
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICREL [Micrel Semiconductor]
домашняя страница  http://www.micrel.com
Logo MICREL - Micrel Semiconductor

MICRF507 датащи(HTML) 13 Page - Micrel Semiconductor

Back Button MICRF507 Datasheet HTML 9Page - Micrel Semiconductor MICRF507 Datasheet HTML 10Page - Micrel Semiconductor MICRF507 Datasheet HTML 11Page - Micrel Semiconductor MICRF507 Datasheet HTML 12Page - Micrel Semiconductor MICRF507 Datasheet HTML 13Page - Micrel Semiconductor MICRF507 Datasheet HTML 14Page - Micrel Semiconductor MICRF507 Datasheet HTML 15Page - Micrel Semiconductor MICRF507 Datasheet HTML 16Page - Micrel Semiconductor MICRF507 Datasheet HTML 17Page - Micrel Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 47 page
background image
Micrel, Inc.
MICRF507
October 2, 2013
13
Revision 2.2
Reading
Any number of registers with consecutive addresses, from
one up to all 23, can be read.
Procedure:
Bring CS active (high). IO is initially an input.
Clock in a byte consisting of the address bits and
the R/W bit. The first seven bits are the address
(starting with MSB) of the register, or the first
register if more than one, to be read. The eighth
bit is the R/W bit, which is 1 as this is a read
operation. After the R/W bit is clocked in (falling
edge of SCLK), the next rising edge on SCLK will
enable IO as an output for the duration of the
transaction.
Clock out 8 bits per register (one or more) to be
read through IO, MSB first. Rising edges of SCLK
bring
each
bit
to
IO.
The
user
can
then
conveniently sample the bit at the next falling edge
of SCLK.
Bring CS low to end the transaction. IO reverts to
being an input.
Figure 3 shows how to read one register. To read more
registers at consecutive addresses, continue pulsing SCLK
eight times for each register to be read before de-asserting
CS.
Figure 3. Reading a Byte from a Register
Figure 4. Definitions of Control Interface Timing Parameters



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com