поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

MCP3918A1T-E/SS датащи(PDF) 72 Page - Microchip Technology

номер детали MCP3918A1T-E/SS
подробное описание детали  3V Single-Channel Analog Front End
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP3918A1T-E/SS датащи(HTML) 72 Page - Microchip Technology

Back Button MCP3918A1T-E/SS Datasheet HTML 68Page - Microchip Technology MCP3918A1T-E/SS Datasheet HTML 69Page - Microchip Technology MCP3918A1T-E/SS Datasheet HTML 70Page - Microchip Technology MCP3918A1T-E/SS Datasheet HTML 71Page - Microchip Technology MCP3918A1T-E/SS Datasheet HTML 72Page - Microchip Technology MCP3918A1T-E/SS Datasheet HTML 73Page - Microchip Technology MCP3918A1T-E/SS Datasheet HTML 74Page - Microchip Technology MCP3918A1T-E/SS Datasheet HTML 75Page - Microchip Technology MCP3918A1T-E/SS Datasheet HTML 76Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 88 page
background image
MCP3918
DS20005287A-page 72
 2014 Microchip Technology Inc.
bit 14
EN_INT:
Enable the CRCREG interrupt function
1
=
The interrupt flag for the CRCREG checksum verification is enabled. The Data Ready pin
(DR) will become logic low and stays logic low if a CRCREG checksum error happens. This
interrupt is cleared if the LOCK<7:0> value is made equal to the PASSWORD value (0xA5).
0
=
The interrupt flag for the CRCREG checksum verification is disabled. The CRCREG<15:0>
bits are still calculated properly and can still be read in this mode.
bit 13-12
Reserved:
These bits should be kept equal to '0' at all times.
bit 11
EN_MDAT:
Enable Modulator Output
1
=
MDAT0 output is enabled
0
=
MDAT0 output is disabled (DEFAULT)
bit 10-1
Unimplemented:
Read as ‘0’
bit 0
DRSTATUS:
Data Ready status bit
DRSTATUS
= 1 - Channel CH0 data is not ready (DEFAULT)
DRSTATUS
= 0 - Channel CH0 data is ready. The status bit is set back to '1' after reading the
STATUSCOM register. The status bit is not set back to '1' by the read of the
corresponding channel ADC data.
REGISTER 9-5:
STATUSCOM REGISTER (CONTINUED)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com