Low-Power, Single-/Dual-Level Battery Monitors

with Hysteresis and Integrated µP Reset

_______________________________________________________________________________________

9

LBO

LTH

HTH

Figure 2. Single Low-Battery Output Timing

MR

GND

RESET

GND

SWITCH

BOUNCE

SWITCH

BOUNCE

SWITCH

BOUNCE

SWITCH

BOUNCE

GND

Figure 4. RESET Timing Diagram

LBOL

LBOH

LTH-

LTH+

HTH-

HTH+

LBOLH

Figure 3. Dual Low-Battery Output Timing